diff options
| author | Marcin Juszkiewicz <hrw@openedhand.com> | 2008-04-17 10:04:19 +0000 |
|---|---|---|
| committer | Marcin Juszkiewicz <hrw@openedhand.com> | 2008-04-17 10:04:19 +0000 |
| commit | 66df6d12445faf14fcab925e883375758f7132a2 (patch) | |
| tree | 49092dbe08b3a6b9322b9ccf9e0e51a7a6e2c498 /meta/packages/gcc/gcc-4.2.3/arm-crunch-32bit-disable.patch | |
| parent | abca3ca42f2097d1cef8c2eb87fce46604618af2 (diff) | |
| download | poky-66df6d12445faf14fcab925e883375758f7132a2.tar.gz | |
gcc: upgrade 4.2.2 -> 4.2.3
git-svn-id: https://svn.o-hand.com/repos/poky/trunk@4286 311d38ba-8fff-0310-9ca6-ca027cbcb966
Diffstat (limited to 'meta/packages/gcc/gcc-4.2.3/arm-crunch-32bit-disable.patch')
| -rw-r--r-- | meta/packages/gcc/gcc-4.2.3/arm-crunch-32bit-disable.patch | 85 |
1 files changed, 85 insertions, 0 deletions
diff --git a/meta/packages/gcc/gcc-4.2.3/arm-crunch-32bit-disable.patch b/meta/packages/gcc/gcc-4.2.3/arm-crunch-32bit-disable.patch new file mode 100644 index 0000000000..88eaee322d --- /dev/null +++ b/meta/packages/gcc/gcc-4.2.3/arm-crunch-32bit-disable.patch | |||
| @@ -0,0 +1,85 @@ | |||
| 1 | --- gcc-4.1.2/gcc/config/arm/cirrus.md-integer 2007-06-15 09:01:37.000000000 +1000 | ||
| 2 | +++ gcc-4.1.2/gcc/config/arm/cirrus.md 2007-06-15 09:04:45.000000000 +1000 | ||
| 3 | @@ -149,7 +149,7 @@ | ||
| 4 | (match_operand:SI 1 "cirrus_fp_register" "0") | ||
| 5 | (mult:SI (match_operand:SI 2 "cirrus_fp_register" "v") | ||
| 6 | (match_operand:SI 3 "cirrus_fp_register" "v"))))] | ||
| 7 | - "0 && TARGET_ARM && TARGET_HARD_FLOAT && TARGET_MAVERICK" | ||
| 8 | + "0 && TARGET_ARM && TARGET_HARD_FLOAT && TARGET_MAVERICK && 0" | ||
| 9 | "cfmsc32%?\\t%V0, %V2, %V3" | ||
| 10 | [(set_attr "type" "mav_farith") | ||
| 11 | (set_attr "cirrus" "normal")] | ||
| 12 | @@ -305,7 +305,7 @@ | ||
| 13 | [(set (match_operand:SF 0 "cirrus_fp_register" "=v") | ||
| 14 | (float:SF (match_operand:SI 1 "s_register_operand" "r"))) | ||
| 15 | (clobber (match_scratch:DF 2 "=v"))] | ||
| 16 | - "TARGET_ARM && TARGET_HARD_FLOAT && TARGET_MAVERICK" | ||
| 17 | + "TARGET_ARM && TARGET_HARD_FLOAT && TARGET_MAVERICK && 0" | ||
| 18 | "cfmv64lr%?\\t%Z2, %1\;cfcvt32s%?\\t%V0, %Y2" | ||
| 19 | [(set_attr "length" "8") | ||
| 20 | (set_attr "cirrus" "move")] | ||
| 21 | @@ -315,7 +315,7 @@ | ||
| 22 | [(set (match_operand:DF 0 "cirrus_fp_register" "=v") | ||
| 23 | (float:DF (match_operand:SI 1 "s_register_operand" "r"))) | ||
| 24 | (clobber (match_scratch:DF 2 "=v"))] | ||
| 25 | - "TARGET_ARM && TARGET_HARD_FLOAT && TARGET_MAVERICK" | ||
| 26 | + "TARGET_ARM && TARGET_HARD_FLOAT && TARGET_MAVERICK && 0" | ||
| 27 | "cfmv64lr%?\\t%Z2, %1\;cfcvt32d%?\\t%V0, %Y2" | ||
| 28 | [(set_attr "length" "8") | ||
| 29 | (set_attr "cirrus" "move")] | ||
| 30 | @@ -339,7 +339,7 @@ | ||
| 31 | [(set (match_operand:SI 0 "s_register_operand" "=r") | ||
| 32 | (fix:SI (fix:SF (match_operand:SF 1 "cirrus_fp_register" "v")))) | ||
| 33 | (clobber (match_scratch:DF 2 "=v"))] | ||
| 34 | - "TARGET_ARM && TARGET_HARD_FLOAT && TARGET_MAVERICK" | ||
| 35 | + "TARGET_ARM && TARGET_HARD_FLOAT && TARGET_MAVERICK && 0" | ||
| 36 | "cftruncs32%?\\t%Y2, %V1\;cfmvr64l%?\\t%0, %Z2" | ||
| 37 | [(set_attr "length" "8") | ||
| 38 | (set_attr "cirrus" "normal")] | ||
| 39 | @@ -349,7 +349,7 @@ | ||
| 40 | [(set (match_operand:SI 0 "s_register_operand" "=r") | ||
| 41 | (fix:SI (fix:DF (match_operand:DF 1 "cirrus_fp_register" "v")))) | ||
| 42 | (clobber (match_scratch:DF 2 "=v"))] | ||
| 43 | - "TARGET_ARM && TARGET_HARD_FLOAT && TARGET_MAVERICK" | ||
| 44 | + "TARGET_ARM && TARGET_HARD_FLOAT && TARGET_MAVERICK && 0" | ||
| 45 | "cftruncd32%?\\t%Y2, %V1\;cfmvr64l%?\\t%0, %Z2" | ||
| 46 | [(set_attr "length" "8") | ||
| 47 | (set_attr "cirrus" "normal")] | ||
| 48 | --- gcc-4.1.2/gcc/config/arm/arm.md-trunc 2007-06-15 10:56:13.000000000 +1000 | ||
| 49 | +++ gcc-4.1.2/gcc/config/arm/arm.md 2007-06-15 11:01:22.000000000 +1000 | ||
| 50 | @@ -3130,7 +3130,7 @@ | ||
| 51 | (float:SF (match_operand:SI 1 "s_register_operand" "")))] | ||
| 52 | "TARGET_ARM && TARGET_HARD_FLOAT" | ||
| 53 | " | ||
| 54 | - if (TARGET_MAVERICK) | ||
| 55 | + if (TARGET_MAVERICK && 0) | ||
| 56 | { | ||
| 57 | emit_insn (gen_cirrus_floatsisf2 (operands[0], operands[1])); | ||
| 58 | DONE; | ||
| 59 | @@ -3142,7 +3142,7 @@ | ||
| 60 | (float:DF (match_operand:SI 1 "s_register_operand" "")))] | ||
| 61 | "TARGET_ARM && TARGET_HARD_FLOAT" | ||
| 62 | " | ||
| 63 | - if (TARGET_MAVERICK) | ||
| 64 | + if (TARGET_MAVERICK && 0) | ||
| 65 | { | ||
| 66 | emit_insn (gen_cirrus_floatsidf2 (operands[0], operands[1])); | ||
| 67 | DONE; | ||
| 68 | @@ -3154,7 +3154,7 @@ | ||
| 69 | (fix:SI (fix:SF (match_operand:SF 1 "s_register_operand" ""))))] | ||
| 70 | "TARGET_ARM && TARGET_HARD_FLOAT" | ||
| 71 | " | ||
| 72 | - if (TARGET_MAVERICK) | ||
| 73 | + if (TARGET_MAVERICK && 0) | ||
| 74 | { | ||
| 75 | if (!cirrus_fp_register (operands[0], SImode)) | ||
| 76 | operands[0] = force_reg (SImode, operands[0]); | ||
| 77 | @@ -3170,7 +3170,7 @@ | ||
| 78 | (fix:SI (fix:DF (match_operand:DF 1 "s_register_operand" ""))))] | ||
| 79 | "TARGET_ARM && TARGET_HARD_FLOAT" | ||
| 80 | " | ||
| 81 | - if (TARGET_MAVERICK) | ||
| 82 | + if (TARGET_MAVERICK && 0) | ||
| 83 | { | ||
| 84 | if (!cirrus_fp_register (operands[1], DFmode)) | ||
| 85 | operands[1] = force_reg (DFmode, operands[0]); | ||
