summaryrefslogtreecommitdiffstats
path: root/meta-xilinx-core
diff options
context:
space:
mode:
authorSivaprasad Addepalli <sivaprasad.addepalli@xilinx.com>2024-10-04 06:08:03 +0530
committerSiva Addepalli <sivaprasad.addepalli@xilinx.com>2024-10-04 13:27:09 +0530
commitfca730375b638b1143ebf9d2346435d05905ed5f (patch)
tree506815dc2cdf35c742762195890ca505652bf7a5 /meta-xilinx-core
parentd0a57928b254e0f0033e9eec1768f1845e7a340f (diff)
downloadmeta-xilinx-fca730375b638b1143ebf9d2346435d05905ed5f.tar.gz
qemu : Updated SRCREV for 2024.2_9327
ssi/xlnx-versal-ospi: Enable 64bit access on dac
Diffstat (limited to 'meta-xilinx-core')
-rw-r--r--meta-xilinx-core/recipes-devtools/qemu/qemu-xilinx-8.1.inc2
1 files changed, 1 insertions, 1 deletions
diff --git a/meta-xilinx-core/recipes-devtools/qemu/qemu-xilinx-8.1.inc b/meta-xilinx-core/recipes-devtools/qemu/qemu-xilinx-8.1.inc
index 85111593..76d2b1d9 100644
--- a/meta-xilinx-core/recipes-devtools/qemu/qemu-xilinx-8.1.inc
+++ b/meta-xilinx-core/recipes-devtools/qemu/qemu-xilinx-8.1.inc
@@ -9,7 +9,7 @@ COMPATIBLE_HOST:arm = "null"
9QEMU_TARGETS = "aarch64 arm microblaze microblazeel riscv32 x86_64" 9QEMU_TARGETS = "aarch64 arm microblaze microblazeel riscv32 x86_64"
10 10
11BRANCH = "master" 11BRANCH = "master"
12SRCREV = "12677ec7dc5c3854f61e09cd3b467559bce369f5" 12SRCREV = "01482fa113dcbfa785feb7d513df50d15ec4c5df"
13 13
14LIC_FILES_CHKSUM = "file://COPYING;md5=441c28d2cf86e15a37fa47e15a72fbac \ 14LIC_FILES_CHKSUM = "file://COPYING;md5=441c28d2cf86e15a37fa47e15a72fbac \
15 file://COPYING.LIB;endline=24;md5=8c5efda6cf1e1b03dcfd0e6c0d271c7f" 15 file://COPYING.LIB;endline=24;md5=8c5efda6cf1e1b03dcfd0e6c0d271c7f"