summaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorSandeep Gundlupet Raju <sandeep.gundlupet-raju@amd.com>2024-10-18 17:11:31 -0600
committerMark Hatle <mark.hatle@amd.com>2024-10-22 10:06:24 -0500
commit851bb48978a3294e23ffb198e1e78a6bc0d5bc48 (patch)
tree93942f1eca892379e3069c051c533b146230803a
parenta385e0d11cdca7fd4a3f77bbe8431437e322a39d (diff)
downloadmeta-xilinx-851bb48978a3294e23ffb198e1e78a6bc0d5bc48.tar.gz
README.md: Update meta-xilinx-bsp docs to scrathgap
1. Update meta-xilinx-bsp docs to scrathgap. 2. Move XSCT Eval board BSP machine files README content from meta-xilinx-bsp layer to meta-xilinx-tools layer. Signed-off-by: Sandeep Gundlupet Raju <sandeep.gundlupet-raju@amd.com> Signed-off-by: Mark Hatle <mark.hatle@amd.com>
Diffstat
-rw-r--r--meta-xilinx-bsp/README.md54
1 files changed, 10 insertions, 44 deletions
diff --git a/meta-xilinx-bsp/README.md b/meta-xilinx-bsp/README.md
index 3f7df18e..3002355c 100644
--- a/meta-xilinx-bsp/README.md
+++ b/meta-xilinx-bsp/README.md
@@ -1,65 +1,31 @@
1# meta-xilinx-bsp 1# meta-xilinx-bsp
2 2
3This layer enables AMD Xilinx MicroBlaze, Zynq, ZynqMP and Versal device 3This layer enables AMD MicroBlaze, Zynq, ZynqMP and Versal device
4evaluation boards and provides related metadata. 4evaluation boards and provides related metadata.
5 5
6## Additional documentation 6## Additional documentation
7 7
8* [Building Image Instructions](../README.building.md) 8* [Building Image Instructions](../README.building.md)
9* [Booting Image Instructions](../README.booting.md) 9* [Booting Image Instructions](../README.booting.md)
10---
11 10
12## AMD Xilinx Evaluation Boards BSP Machines files
13
14The following boards are supported by the meta-xilinx-bsp layer:
15
16> **Variable usage examples:**
17>
18> Machine Configuration file: `MACHINE = "zcu102-zynqmp"`
19>
20> Reference XSA: `HDF_MACHINE = "zcu102-zynqmp"`
21>
22> HW Board Device tree: `YAML_DT_BOARD_FLAGS = "{BOARD zcu102-rev1.0}"`
23
24| Devices | Evaluation Board | Machine Configuration file | Reference XSA | HW Board Device tree | QEMU tested | HW tested |
25|------------|-------------------------------------------------------------------------------|--------------------------------------------------------------|-----------------------|-------------------------------------|-------------|-----------|
26| MicroBlaze | [KC705](https://www.xilinx.com/products/boards-and-kits/ek-k7-kc705-g.html) | [kc705-microblazeel](conf/machine/kc705-microblazeel.conf) | `kc705-microblazeel` | `kc705-full` | Yes | Yes |
27| | [AC701](https://www.xilinx.com/products/boards-and-kits/ek-a7-ac701-g.html) | [ac701-microblazeel](conf/machine/ac701-microblazeel.conf) | `ac701-microblazeel` | `ac701-full` | Yes | Yes |
28| | [KCU105](https://www.xilinx.com/products/boards-and-kits/kcu105.html) | [kcu105-microblazeel](conf/machine/kcu105-microblazeel.conf) | `kcu105-microblazeel` | `kcu105` | Yes | Yes |
29| | [VCU118](https://www.xilinx.com/products/boards-and-kits/vcu118.html) | [vcu118-microblazeel](conf/machine/vcu118-microblazeel.conf) | `vcu118-microblazeel` | `vcu118-rev2.0` | Yes | Yes |
30| Zynq-7000 | [ZC702](https://www.xilinx.com/products/boards-and-kits/ek-z7-zc702-g.html) | [zc702-zynq7](conf/machine/zc702-zynq7.conf) | `zc702-zynq7` | `zc702` | Yes | Yes |
31| | [ZC706](https://www.xilinx.com/products/boards-and-kits/ek-z7-zc706-g.html) | [zc706-zynq7](conf/machine/zc706-zynq7.conf) | `zc706-zynq7` | `zc706` | Yes | Yes |
32| ZynqMP | [ZCU102](https://www.xilinx.com/products/boards-and-kits/ek-u1-zcu102-g.html) | [zcu102-zynqmp](conf/machine/zcu102-zynqmp.conf) | `zcu102-zynqmp` | `zcu102-rev1.0` | Yes | Yes |
33| | [ZCU104](https://www.xilinx.com/products/boards-and-kits/zcu104.html) | [zcu104-zynqmp](conf/machine/zcu104-zynqmp.conf) | `zcu104-zynqmp` | `zcu104-revc` | Yes | Yes |
34| | [ZCU106](https://www.xilinx.com/products/boards-and-kits/zcu106.html) | [zcu106-zynqmp](conf/machine/zcu106-zynqmp.conf) | `zcu106-zynqmp` | `zcu106-reva` | Yes | Yes |
35| | [ZCU111](https://www.xilinx.com/products/boards-and-kits/zcu111.html) | [zcu111-zynqmp](conf/machine/zcu111-zynqmp.conf) | `zcu111-zynqmp` | `zcu111-reva` | Yes | Yes |
36| | [ZCU208](https://www.xilinx.com/products/boards-and-kits/zcu208.html) | [zcu208-zynqmp](conf/machine/zcu208-zynqmp.conf) | `zcu208-zynqmp` | `zcu208-reva` | Yes | Yes |
37| | [ZCU216](https://www.xilinx.com/products/boards-and-kits/zcu216.html) | [zcu216-zynqmp](conf/machine/zcu216-zynqmp.conf) | `zcu216-zynqmp` | `zcu216-reva` | Yes | Yes |
38| | [ZCU670](https://www.xilinx.com/products/boards-and-kits/zcu670.html) | [zcu670-zynqmp](conf/machine/zcu670-zynqmp.conf) | `zcu670-zynqmp` | `zcu670-revb` | Yes | Yes |
39| Versal | [VCK190](https://www.xilinx.com/products/boards-and-kits/vck190.html) | [vck190-versal](conf/machine/vck190-versal.conf) | `vck190-versal` | `versal-vck190-reva-x-ebm-01-reva` | Yes | Yes |
40| | [VMK180](https://www.xilinx.com/products/boards-and-kits/vmk180.html) | [vmk180-versal](conf/machine/vmk180-versal.conf) | `vmk180-versal` | `versal-vmk180-reva-x-ebm-01-reva` | Yes | Yes |
41| | [VPK120](https://www.xilinx.com/products/boards-and-kits/vpk120.html) | [vpk120-versal](conf/machine/vpk120-versal.conf) | `vpk120-versal` | `versal-vpk120-reva` | Yes | Yes |
42| | [VPK180](https://www.xilinx.com/products/boards-and-kits/vpk180.html) | [vpk180-versal](conf/machine/vpk180-versal.conf) | `vpk180-versal` | `versal-vpk180-reva` | Yes | Yes |
43| | [VEK280](https://www.xilinx.com/products/boards-and-kits/vek280.html) | [vek280-versal](conf/machine/vek280-versal.conf) | `vek280-versal` | `versal-vek280-revb` | Yes | Yes |
44| | [VHK158](https://www.xilinx.com/products/boards-and-kits/vhk158.html) | [vhk158-versal](conf/machine/vhk158-versal.conf) | `vhk158-versal` | `versal-vhk158-reva` | Yes | Yes |
45
46> **Note:** Additional information on Xilinx architectures can be found at:
47 https://www.xilinx.com/products/silicon-devices.html
48---
49## Dependencies 11## Dependencies
50 12
51This layer depends on: 13This layer depends on:
52 14
53 URI: https://git.yoctoproject.org/poky 15 URI: https://git.yoctoproject.org/poky
54 layers: meta, meta-poky 16 layers: meta, meta-poky
55 branch: langdale 17 branch: scarthgap
56 18
57 URI: https://git.openembedded.org/meta-openembedded 19 URI: https://git.openembedded.org/meta-openembedded
58 layers: meta-oe 20 layers: meta-oe
59 branch: langdale 21 branch: scarthgap
22
23 URI: https://git.yoctoproject.org/meta-arm
24 layers: meta-arm, meta-arm-toolchain
25 branch: scarthgap
60 26
61 URI: 27 URI:
62 https://git.yoctoproject.org/meta-xilinx (official version) 28 https://git.yoctoproject.org/meta-xilinx (official version)
63 https://github.com/Xilinx/meta-xilinx (development and amd xilinx release) 29 https://github.com/Xilinx/meta-xilinx (development and AMD release)
64 layers: meta-xilinx-microblaze, meta-xilinx-core 30 layers: meta-xilinx-microblaze, meta-xilinx-core, meta-xilinx-standalone
65 branch: langdale or amd xilinx release version (e.g. rel-v2023.1) 31 branch: scarthgap or AMD release version (e.g. rel-v2024.2)
generated by cgit v1.2.3-54-g00ecf (git 2.39.0) at 2026-03-27 06:39:37 +0000