diff options
| author | Sivaprasad Addepalli <sivaprasad.addepalli@xilinx.com> | 2023-09-11 16:13:34 +0530 |
|---|---|---|
| committer | Siva Addepalli <sivaprasad.addepalli@xilinx.com> | 2023-09-11 21:20:45 +0530 |
| commit | 3df21fa78623fc20ccfc95104029d1305ceda478 (patch) | |
| tree | 4d4eabe72969a59107a6f4850189b99b80692eea | |
| parent | b33e4fb9934a9c8d26150fa0f3908f24c53f889e (diff) | |
| download | meta-xilinx-3df21fa78623fc20ccfc95104029d1305ceda478.tar.gz | |
embeddedsw : Updated SRCREV for 2023.2_2891
ospipsv: Fix MISRA-C Rule 8.13 violation
sw_services:xilplmi:Sec COE Review Fixes
uartlite: Correct SDT and interrupt checks in xuartlite_intr_tapp_example
csudma:Fix HIS_COMF violations
axidma: Fix sg_cyclic_intr example failure on r5
Updated version number to latest in examples/index.html for multiple drivers
BSP: microblaze: Fix prototypes of few cache APIs
plm: versal_net: Use Reserved DDR Region for DS storage during update
xilpki: fix issues with PKI IRQ signal
lib: sw_apps: zynqmp_pmufw: Fix compilation error when ENABLE_RECOVERY flag is enabled in sdt flow
xilpdi:Fix MISRA C violations for Rule 12.1
scuwdt: Update examples to stop the wdt at the end of the test
scutimer: Update examples to stop the timer at end of the test
xilplmi: versal: Allow loading of ELFs to XRAM
dmaps: Fix example instance structure handling
v_hdmitx1: Add support for configurable VTEM packets
esw: Fix CMAKE_MACHINE for plm and psm microblaze processors in versalnet
cmake: UserConfig.cmake: Disable USER_COMPILE_PROFILING_ENABLE configuration
scripts: pyesw: build_bsp: Use cmake --build with verbose
esw: Properly handle the processor extra compiler options
ThirdParty: sw_services: lwip213: Fix the target name in clean target
xilpki: Update XPki_GetVersion() API prototype
Signed-off-by: Siva Addepalli <sivaprasad.addepalli@xilinx.com>
| -rw-r--r-- | meta-xilinx-standalone/classes/xlnx-embeddedsw.bbclass | 2 |
1 files changed, 1 insertions, 1 deletions
diff --git a/meta-xilinx-standalone/classes/xlnx-embeddedsw.bbclass b/meta-xilinx-standalone/classes/xlnx-embeddedsw.bbclass index 9232a10e..27fd42c0 100644 --- a/meta-xilinx-standalone/classes/xlnx-embeddedsw.bbclass +++ b/meta-xilinx-standalone/classes/xlnx-embeddedsw.bbclass | |||
| @@ -8,7 +8,7 @@ ESW_BRANCH[2023.2] = "xlnx_rel_v2023.2-next" | |||
| 8 | BRANCH ??= "${@d.getVarFlag('ESW_BRANCH', d.getVar('ESW_VER')) or '${ESW_VER}'}" | 8 | BRANCH ??= "${@d.getVarFlag('ESW_BRANCH', d.getVar('ESW_VER')) or '${ESW_VER}'}" |
| 9 | 9 | ||
| 10 | ESW_REV[2023.1] = "e24fe92b5517ee447e560790e798cad792f53bab" | 10 | ESW_REV[2023.1] = "e24fe92b5517ee447e560790e798cad792f53bab" |
| 11 | ESW_REV[2023.2] = "ea73baf7767b879075b11b5a7831a9b0f90e59cc" | 11 | ESW_REV[2023.2] = "5829c0d9de3f9c3d05163fed983c09b5a22ee276" |
| 12 | SRCREV ??= "${@d.getVarFlag('ESW_REV', d.getVar('ESW_VER')) or '${AUTOREV}'}" | 12 | SRCREV ??= "${@d.getVarFlag('ESW_REV', d.getVar('ESW_VER')) or '${AUTOREV}'}" |
| 13 | 13 | ||
| 14 | EMBEDDEDSW_BRANCHARG ?= "${@['nobranch=1', 'branch=${BRANCH}'][d.getVar('BRANCH') != '']}" | 14 | EMBEDDEDSW_BRANCHARG ?= "${@['nobranch=1', 'branch=${BRANCH}'][d.getVar('BRANCH') != '']}" |