diff options
author | Chan Wei Sern <wei.sern.chan@intel.com> | 2014-05-21 04:27:24 (GMT) |
---|---|---|
committer | Tom Zanussi <tom.zanussi@linux.intel.com> | 2014-05-21 14:37:56 (GMT) |
commit | 16e9c639dd6e8889d11b234524ffbd3704c9709a (patch) | |
tree | e0ec518016a513d9f5b8d2b661dbfd75b43eaf12 /meta-romley/README | |
parent | 6b191b171b1adaacdb901ae361fe347002ca7993 (diff) | |
download | meta-intel-16e9c639dd6e8889d11b234524ffbd3704c9709a.tar.gz |
romley: Update README with device note and MAINTAINER
Added supported BIOS version of Romley platform and added a list of
supported I/O devices in README. Updated a workaround for broken ME
firmware found in RoseCity board to solve reboot issue.
Updated the MAINTAINER info.
Signed-off-by: Chan Wei Sern <wei.sern.chan@intel.com>
Signed-off-by: Tom Zanussi <tom.zanussi@linux.intel.com>
Diffstat (limited to 'meta-romley/README')
-rw-r--r-- | meta-romley/README | 46 |
1 files changed, 43 insertions, 3 deletions
diff --git a/meta-romley/README b/meta-romley/README index a5041d8..4ba084b 100644 --- a/meta-romley/README +++ b/meta-romley/README | |||
@@ -58,7 +58,7 @@ Patches | |||
58 | Please submit any patches against this BSP to the Yocto mailing list | 58 | Please submit any patches against this BSP to the Yocto mailing list |
59 | (yocto@yoctoproject.org) and cc: the maintainer: | 59 | (yocto@yoctoproject.org) and cc: the maintainer: |
60 | 60 | ||
61 | Maintainer: Haw Foo Chien <foo.chien.haw@intel.com> | 61 | Maintainer: Chan Wei Sern <wei.sern.chan@intel.com> |
62 | 62 | ||
63 | Please see the meta-intel/MAINTAINERS file for more details. | 63 | Please see the meta-intel/MAINTAINERS file for more details. |
64 | 64 | ||
@@ -68,7 +68,10 @@ Table of Contents | |||
68 | 68 | ||
69 | I. Building the meta-romley BSP layer | 69 | I. Building the meta-romley BSP layer |
70 | II. Booting the images in /binary | 70 | II. Booting the images in /binary |
71 | III. Enabling Intel DPDK Technology | 71 | III. Device Notes |
72 | a. Boot Loader | ||
73 | b. I/O drivers | ||
74 | IV. Enabling Intel DPDK Technology | ||
72 | 75 | ||
73 | I. Building the meta-romley BSP layer | 76 | I. Building the meta-romley BSP layer |
74 | ======================================= | 77 | ======================================= |
@@ -141,8 +144,45 @@ ifconfig the IP address and use that to ssh in. The root password is | |||
141 | empty, so to log in type 'root' for the user name and hit 'Enter' at | 144 | empty, so to log in type 'root' for the user name and hit 'Enter' at |
142 | the Password prompt: and you should be in. | 145 | the Password prompt: and you should be in. |
143 | 146 | ||
147 | If you're using Rose City and does not have ME firmware and struggling with | ||
148 | rebooting the machine. This is because broken ME firmware can contribute to long wait of | ||
149 | reboot. We have to changing the kernel command line to blacklist MEI driver to be loaded: | ||
144 | 150 | ||
145 | III. Enabling Intel DPDK Technology | 151 | 1. Open your syslinux in VI editor eg: |
152 | # vi /media/sda/syslinux.cfg | ||
153 | |||
154 | 2. Look for the line that has kernel command line which has certain similiarity | ||
155 | as below: | ||
156 | |||
157 | "APPEND initrd=/initrd LABEL=boot root=/dev/ram0 ....." | ||
158 | |||
159 | or | ||
160 | |||
161 | "APPEND initrd=/initrd LABEL=install root=/dev/ram0 ...." | ||
162 | |||
163 | 3. Add "mei_me.blacklist=yes"at the end of that line and it will be like below: | ||
164 | "APPEND inird=/initRD LABEL=boot root=/dev/ram0 .... mei_me.blacklist=yes" | ||
165 | |||
166 | 4. Save this syslinux.cfg | ||
167 | |||
168 | 5. Boot up the Romley with this new changed. | ||
169 | |||
170 | |||
171 | III. Device Notes | ||
172 | ================= | ||
173 | |||
174 | a. Boot Loader | ||
175 | -------------- | ||
176 | - Support BIOS version at RoseCity board :RMLCRB.86J.R0.45.D018 | ||
177 | |||
178 | b. I/O drivers | ||
179 | -------------- | ||
180 | -Support Matrox graphic card. | ||
181 | -Support SATA, USB Host v2.0 | ||
182 | -Supported I/O devices (APIC, RTC, SPI, UART, I2C, LPS, SMBus i801, | ||
183 | WDT, and HPET) | ||
184 | |||
185 | IV. Enabling Intel DPDK Technology | ||
146 | =================================== | 186 | =================================== |
147 | 187 | ||
148 | There are recipes available for the 'Intel Data Plane Development Kit | 188 | There are recipes available for the 'Intel Data Plane Development Kit |