summaryrefslogtreecommitdiffstats
path: root/meta-xilinx-virtualization
diff options
context:
space:
mode:
authorSivaprasad Addepalli <sivaprasad.addepalli@xilinx.com>2024-02-13 14:03:06 +0530
committerSiva Addepalli <sivaprasad.addepalli@xilinx.com>2024-02-13 14:57:10 +0530
commitd1db4e727ca9e0ea78bfa639861f42dddddf9181 (patch)
tree0bf9983b78578ffb6f25b4f57bec41890cc7d996 /meta-xilinx-virtualization
parent97665e1f245bfde07ae3e508ffd1149033b9096f (diff)
downloadmeta-xilinx-d1db4e727ca9e0ea78bfa639861f42dddddf9181.tar.gz
xen : Updated SRCREV for 2024.1_2559
xen/arm: Use host layout for hwdom if LLC coloring enabled xen/arm: mm: Extend xen_colored_temp to be able to cover XEN_VIRT_SIZE xen/arm: parse legacy cache coloring configuration parameters xen: print useful coloring information at boot xen: cache coloring build fixes xen/arm: add cache coloring support for Xen xen/arm: add Xen cache colors command line parameter Revert "xen/arm: Remove unused BOOT_RELOC_VIRT_START" xen/arm: use domain memory to allocate p2m page tables xen: add cache coloring allocator for domains xen/page_alloc: introduce preserved page flags macro xen/page_alloc: introduce init_free_page_fields() helper xen/arm: add support for cache coloring configuration via device-tree tools: add support for cache coloring configuration xen: extend domctl interface for cache coloring xen/arm: add Dom0 cache coloring support xen/arm: add cache coloring initialization xen/common: add cache coloring common code vsmmuv3: Add dma-coherent property to exposed vSMMUv3 nodes xen/arm: mark make_hwdom_viommu_node __init xen/arm: mark modify_pfdt_node __init docs: fix pod documentation for viommu xen/arm: support specifying viommu type in device tree xen/arm: vIOMMU: Add proper handling for dom0less domUs xen/arm: vIOMMU: Add command line option dom0_viommu and its handling xen/arm: vIOMMU: Remove global cmdline option viommu arm/libxl: vsmmuv3: Reserve vIRQ only if vSMMUv3 enabled xen/arm: vIOMMU: Fix type of irq to be int in struct host_iommu xen/arm: vIOMMU: Fix viommu_type to be uint8_t xen/arm: vIOMMU: Modify the partial device tree for dom0less libxl/arm: vIOMMU: Modify the partial device tree for iommus xen/arm: vsmmuv3: Add support to send stage-1 event to guest xen/arm: iommu: skip the iommu-map property for PCI devices xen/arm: vsmmuv3: Alloc virq for virtual SMMUv3 arm/libxl: vsmmuv3: Emulated SMMUv3 device tree node in libxl xen/arm: vsmmuv3: Emulated SMMUv3 device tree node for dom0less xen/arm: vIOMMU: IOMMU device tree node for dom0 xen/arm: vsmmuv3: Add "iommus" property node for dom0 devices xen/arm: vsmmuv3: Add support for event queue and global error xen/arm: vsmmuv3: Attach Stage-1 configuration to SMMUv3 hardware xen/arm: vsmmuv3: Add support for command CMD_CFGI_STE xen/arm: vsmmuv3: Add support for cmdqueue handling xen/arm: vsmmuv3: Add support for registers emulation xen/arm: vIOMMU: Add cmdline boot option "viommu = <boolean>" xen/domctl: Add XEN_DOMCTL_CONFIG_VIOMMU_* and viommu config param xen/arm: vsmmuv3: Add dummy support for virtual SMMUv3 for guests xen/arm: vIOMMU: add generic vIOMMU framework xen/arm: smmuv3: Alloc io_domain for each device xen/arm: smmuv3: Add support for stage-1 and nested stage translation xen/arm: smmuv3: Maintain a SID->device structure tools: build/use qemu-system-aarch64 tools: liblx_dm: Add iommu_platform args to virtio-mmio libxl: virtio-mmio: add iommu property for all backend domains libxl: default nic type should be vif libs: light: Add virtio-net support libs: light: Correct virtio-mmio mapping order for disk backends tools: libxl: Add support for xenpvh machine libxl: add support for emulated TPM on ARM xen/eemi: Do not forward PM_CLOCK_DISABLE to firmware xen/eemi: Add PM_SECURE_AES handling xen/eemi: Make PM_FEATURE_CHECK handling common xen/eemi: Fix clock_id_is_pll() for Versal xen/arm: vpl011: Add PL011 emulation support arm/libxl + domctl: Add emulated PL011 device tree node in libxl xen/arm: vpl011: Add sbsa parameter to domain_vpl011_init() xen/arm: Add emulated PL011 device tree node for dom0less domUs xen/arm: vpl011: Untangle driver from being SBSA specific xen/arm: Rename CONFIG_SBSA_VUART_CONSOLE to CONFIG_VPL011_CONSOLE xen/domctl: Rename XEN_DOMCTL_VUART_TYPE_VPL011 arm/libxl: Drop unneeded parameters of make_vpl011_uart_node() arm/platforms: add EEMI support for versal-net xen/arm: Enable SMMUv3 by default sanitise_domain_config: continue when no IOMMU is present xen: Always set XENFEAT_not_direct_mapped if vIOMMU enabled ioreq: Update ioreq_server_create() to support ARM arch xen/eemi: add newlines to gdprintk messages Arm: Enable BOOT_PIN_CTRL for Dom0 platforms: xilinx: Add support for mapping PM nodes into 64-bit addresses xen: eemi: make xen passthrough for unknown EEMI calls from Dom0 xen/eemi: Add EEMI calls to support SGI registration xen/eemi: Add call to set SGI interrupt xen/eemi: on CLOCK_ENABLE, check if the clock is already enabled xen: dynamically choose the gnttab region for direct-map domUs xen: domain_has_clock_access return true for dom0 for missing entries xen/arm: allow domUs to iomap reserved-memory regions xen: platforms: Correct pm_rst_access to map a node into a memory address xen/arm: introduce xen,reg-cacheable Add PM_FPGA_READ to the EEMIs list xen/arm: allow domU access for certain eemi functions for configuring MMC xen/arm: Allow DomU access for certain EEMI functions xen/arm: increase the max size of domU dtb xen/arm: allow device assignment to direct-map domains without IOMMU xen/arm: skip duplicate memory banks xen: platforms: Add clock mapping for test_pattern and timestamp platforms: xilinx: zynqmp: add GEM[0-3] nodes for DomU access platforms: xilinx: move EEMI PM_PLL* fns handling to common file platforms: xilinx: versal: Match ZynqMP For EEMI PLL commands platforms: xilinx: zynqmp: wrap pll bound check for EEMI PLL commands platforms: xilinx: move EEMI PM_CLOCK* fns handling to common file platforms: xilinx: zynqmp: Match Versal by adding clock_id_is_pll platforms: xilinx: fix style in comments platforms: xilinx: zynqmp: Update EEMI Handler to Fn IDs platform: versal: rename macros for dev, rst, clk platforms: xilinx: move domain_has_clock_access handling to common file platforms: xilinx: move clock_is_valid handling to common file platforms: xilinx: move pm reset access handling to common file platforms: xilinx: move domain_has_node_access handling to common file platforms: xilinx: move pm_check_access to common file platforms: xilinx: move common structs pm_access and pm_clk2node to common xilinx-eemi.h platforms: xilinx: EEMI: add extra file for PM mediation to remove duplicated code platform: zynqmp: match Versal EEMI definitions to be #define ints platform: zynqmp: remove special case for PM_DEV_UNKNOWN platform: zynqmp: rename macros for dev, rst, clk platform: versal: Remove all PL devices except PLD_0 device platform: versal: add missing R5 and OCM clock/dev mappings platform: versal: add AIE device and reset nodes to node map platform: versal: sync PM EEMI/MM headers with firmware headers platform: versal: Improve prints in versal EEMI mediate layer platforms/versal: fix switch condition in EEMI mediate layer platform: zynqmp: allow Dom0 access to PL device platform: versal: add EEMI layer support platform: zynqmp: add a common EEMI header platform: zynqmp: correct typos in comments platform: zynqmp: rename clock node macros platform: zynqmp: rename reset node macros platform: zynqmp: rename device node macros xen: add a separate platform file for Versal xen: mediate EEMI TCM calls platform: zynqmp: Map missing clocks to respective node s/xen,shared-memory/xen,shared-memory-v1/g xen/docs: improve reserved-memory doc xen/libxc: dont change xc_domain_memory_mapping xen/docs: how to map a page between dom0 and domU using iomem libxl/xl: add cacheability option to iomem libxc: xc_domain_memory_mapping, handle cacheability xen: extend XEN_DOMCTL_memory_mapping to handle cacheability xen/arm: export shared memory regions as reserved-memory on device tree xen/arm: zynqmp: Add RPLL and VPLL-related clocks to pm_clock2node map xen/arm: zynqmp: Remove direct accesses to PLLs and their resets xen/arm: zynqmp: Remove MMIO r/w accesses to clock and PLL control xen/arm: zynqmp: Add PLL set mode/parameter EEMI API xen/arm: zynqmp: Add PLL EEMI API definitions and passthrough get functions xen/arm: zynqmp: Implement checking and passthrough for clock control APIs xen/arm: zynqmp: Clock get EEMI API functions are allowed to each guest xen/arm: zynqmp: Return not supported error for clock get/set rate API xen/arm: zynqmp: Fix power management status/error codes xen/eemi: proper bounds checks xen: platform: zynqmp: Add new eemi api IDs arch/arm64: zynqmp: Allow MMIO access to the CRF audio register xen/arm: zynqmp: Use the USB XHCI areas to determine EEMI perms xen/arm64: zynqmp: Regenerate LPD memmap xen/arm: zynqmp: Forward plaform specific firmware calls docs: documentation about static shared memory regions libxl:xl: add parsing code to parse "libxl_static_sshm" from xl config files libxl: support unmapping static shared memory areas during domain destruction libxl: support mapping static shared memory areas during domain creation libxl: introduce a new structure to represent static shared memory regions xen: xsm: flask: introduce XENMAPSPACE_gmfn_share for memory sharing xen/arm: allow domUs to discover their domid via a DEBUG hypercall xen: disable undef exception on set/way flushing xen/arm: disable warnings at boot about SILO and sync_console xen/arm: populate arm64_defconfig
Diffstat (limited to 'meta-xilinx-virtualization')
-rw-r--r--meta-xilinx-virtualization/recipes-extended/xen/xen_4.18.bb2
1 files changed, 1 insertions, 1 deletions
diff --git a/meta-xilinx-virtualization/recipes-extended/xen/xen_4.18.bb b/meta-xilinx-virtualization/recipes-extended/xen/xen_4.18.bb
index d2a09a89..b404bb83 100644
--- a/meta-xilinx-virtualization/recipes-extended/xen/xen_4.18.bb
+++ b/meta-xilinx-virtualization/recipes-extended/xen/xen_4.18.bb
@@ -1,5 +1,5 @@
1# tag: RELEASE-4.18.0 1# tag: RELEASE-4.18.0
2SRCREV ?= "d75f1e9b74314cea91ce435730d4e3539ecca77d" 2SRCREV ?= "1bdd031859c1d0a792f670d58b473f08be54e255"
3 3
4XEN_URI ?= "git://xenbits.xen.org/xen.git" 4XEN_URI ?= "git://xenbits.xen.org/xen.git"
5XEN_REL ?= "4.18" 5XEN_REL ?= "4.18"