diff options
| author | Sandeep Gundlupet Raju <sandeep.gundlupet-raju@xilinx.com> | 2021-02-25 00:02:34 -0700 |
|---|---|---|
| committer | Sai Hari Chandana Kalluri <chandana.kalluri@xilinx.com> | 2021-07-14 14:48:17 -0700 |
| commit | 39b5f08a7515d7ff1106e3fbc34e373cb4b93af3 (patch) | |
| tree | 8c70d1ad296514e9031a7733304e356d182c2c64 /meta-xilinx-bsp | |
| parent | 5d895599b64d771e563e6e9cbfdae46bcfc4e0a9 (diff) | |
| download | meta-xilinx-39b5f08a7515d7ff1106e3fbc34e373cb4b93af3.tar.gz | |
boot.cmd.sd.zynqmp: Remove duplicate bootargs
Removed duplicate bootargs for SD bootmode and more over this was
hardcoded to SD0 controller instead we need to use SDBOOTDEV variable.
Signed-off-by: Sandeep Gundlupet Raju <sandeep.gundlupet-raju@xilinx.com>
Signed-off-by: Sai Hari Chandana Kalluri <chandana.kalluri@xilinx.com>
Diffstat (limited to 'meta-xilinx-bsp')
| -rw-r--r-- | meta-xilinx-bsp/recipes-bsp/u-boot/u-boot-zynq-scr/boot.cmd.sd.zynqmp | 1 |
1 files changed, 0 insertions, 1 deletions
diff --git a/meta-xilinx-bsp/recipes-bsp/u-boot/u-boot-zynq-scr/boot.cmd.sd.zynqmp b/meta-xilinx-bsp/recipes-bsp/u-boot/u-boot-zynq-scr/boot.cmd.sd.zynqmp index 43062ce8..b234a8df 100644 --- a/meta-xilinx-bsp/recipes-bsp/u-boot/u-boot-zynq-scr/boot.cmd.sd.zynqmp +++ b/meta-xilinx-bsp/recipes-bsp/u-boot/u-boot-zynq-scr/boot.cmd.sd.zynqmp | |||
| @@ -1,6 +1,5 @@ | |||
| 1 | setenv sdbootdev @@SDBOOTDEV@@ | 1 | setenv sdbootdev @@SDBOOTDEV@@ |
| 2 | setenv bootargs $bootargs root=/dev/mmcblk${sdbootdev}p2 rw rootwait earlycon clk_ignore_unused | 2 | setenv bootargs $bootargs root=/dev/mmcblk${sdbootdev}p2 rw rootwait earlycon clk_ignore_unused |
| 3 | setenv bootargs $bootargs root=/dev/mmcblk0p2 rw rootwait earlycon clk_ignore_unused | ||
| 4 | if test -n "@@BITSTREAM@@"; then | 3 | if test -n "@@BITSTREAM@@"; then |
| 5 | fatload mmc $sdbootdev @@BITSTREAM_LOAD_ADDRESS@@ @@BITSTREAM_IMAGE@@ && fpga @@BITSTREAM_LOAD_TYPE@@ 0 @@BITSTREAM_LOAD_ADDRESS@@ ${filesize} | 4 | fatload mmc $sdbootdev @@BITSTREAM_LOAD_ADDRESS@@ @@BITSTREAM_IMAGE@@ && fpga @@BITSTREAM_LOAD_TYPE@@ 0 @@BITSTREAM_LOAD_ADDRESS@@ ${filesize} |
| 6 | fi | 5 | fi |