summaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorLCPD Automation Script <lcpdbld@list.ti.com>2024-02-13 01:01:01 -0600
committerLCPD Automation Script <lcpdbld@list.ti.com>2024-02-13 01:01:01 -0600
commitee30de705543d058341f500681055333f54b88e5 (patch)
treed495035dd91ff707418b5c60f385cc9977e1ec72
parent17b3c101bdf9596357ad4c72466c4748d1a4dbe2 (diff)
downloadmeta-ti-ee30de705543d058341f500681055333f54b88e5.tar.gz
CI/CD Auto-Merger: cicd.master.202402130100cicd.master.202402130100
Updated the value(s) for: ti-linux-fw: TI_LINUX_FW_SRCREV u-boot-ti-staging_2023.04: SRCREV k3conf: SRCREV linux-ti-staging-rt_6.1: SRCREV linux-ti-staging-rt_6.6: PV,SRCREV linux-ti-staging_6.1: SRCREV linux-ti-staging_6.6: PV,SRCREV Signed-off-by: LCPD Automation Script <lcpdbld@list.ti.com>
-rw-r--r--meta-ti-bsp/recipes-bsp/ti-linux-fw/ti-linux-fw.inc2
-rw-r--r--meta-ti-bsp/recipes-bsp/u-boot/u-boot-ti-staging_2023.04.bb2
-rw-r--r--meta-ti-bsp/recipes-devtools/k3conf/k3conf_git.bb2
-rw-r--r--meta-ti-bsp/recipes-kernel/linux/linux-ti-staging-rt_6.1.bb2
-rw-r--r--meta-ti-bsp/recipes-kernel/linux/linux-ti-staging-rt_6.6.bb4
-rw-r--r--meta-ti-bsp/recipes-kernel/linux/linux-ti-staging_6.1.bb2
-rw-r--r--meta-ti-bsp/recipes-kernel/linux/linux-ti-staging_6.6.bb4
7 files changed, 9 insertions, 9 deletions
diff --git a/meta-ti-bsp/recipes-bsp/ti-linux-fw/ti-linux-fw.inc b/meta-ti-bsp/recipes-bsp/ti-linux-fw/ti-linux-fw.inc
index 910f53c7..fa7659dd 100644
--- a/meta-ti-bsp/recipes-bsp/ti-linux-fw/ti-linux-fw.inc
+++ b/meta-ti-bsp/recipes-bsp/ti-linux-fw/ti-linux-fw.inc
@@ -17,7 +17,7 @@ CNM_WAVE521_FW_VERSION = "1.0.3"
17TI_DM_FW_VERSION = "09.01.02" 17TI_DM_FW_VERSION = "09.01.02"
18TI_SYSFW_VERSION = "09.01.08" 18TI_SYSFW_VERSION = "09.01.08"
19 19
20TI_LINUX_FW_SRCREV ?= "4cb22050117b5688c3a995eae87e9377101b358e" 20TI_LINUX_FW_SRCREV ?= "0350c2edecabc4c828eb28dc993a3059f33b4262"
21SRCREV = "${TI_LINUX_FW_SRCREV}" 21SRCREV = "${TI_LINUX_FW_SRCREV}"
22 22
23BRANCH ?= "ti-linux-firmware" 23BRANCH ?= "ti-linux-firmware"
diff --git a/meta-ti-bsp/recipes-bsp/u-boot/u-boot-ti-staging_2023.04.bb b/meta-ti-bsp/recipes-bsp/u-boot/u-boot-ti-staging_2023.04.bb
index e95c9c76..6f4bf64c 100644
--- a/meta-ti-bsp/recipes-bsp/u-boot/u-boot-ti-staging_2023.04.bb
+++ b/meta-ti-bsp/recipes-bsp/u-boot/u-boot-ti-staging_2023.04.bb
@@ -6,4 +6,4 @@ PR = "r0"
6 6
7BRANCH = "ti-u-boot-2023.04" 7BRANCH = "ti-u-boot-2023.04"
8 8
9SRCREV = "a97ca328b3df6abf79c5cc01878290e03131bbba" 9SRCREV = "28eaa6eb15204cb3e3cc8ed938341392c62dc218"
diff --git a/meta-ti-bsp/recipes-devtools/k3conf/k3conf_git.bb b/meta-ti-bsp/recipes-devtools/k3conf/k3conf_git.bb
index 9c359fee..c284b590 100644
--- a/meta-ti-bsp/recipes-devtools/k3conf/k3conf_git.bb
+++ b/meta-ti-bsp/recipes-devtools/k3conf/k3conf_git.bb
@@ -10,7 +10,7 @@ PV = "0.3+git${SRCPV}"
10COMPATIBLE_MACHINE = "k3" 10COMPATIBLE_MACHINE = "k3"
11 11
12BRANCH ?= "master" 12BRANCH ?= "master"
13SRCREV = "de06befe878be061a40540d2127d4273320b35bc" 13SRCREV = "f4dd78ab6d3372e6326f90639b5f8f57607369d0"
14 14
15SRC_URI = "git://git.ti.com/git/k3conf/k3conf.git;protocol=https;branch=${BRANCH}" 15SRC_URI = "git://git.ti.com/git/k3conf/k3conf.git;protocol=https;branch=${BRANCH}"
16 16
diff --git a/meta-ti-bsp/recipes-kernel/linux/linux-ti-staging-rt_6.1.bb b/meta-ti-bsp/recipes-kernel/linux/linux-ti-staging-rt_6.1.bb
index de38350a..2c5c2e67 100644
--- a/meta-ti-bsp/recipes-kernel/linux/linux-ti-staging-rt_6.1.bb
+++ b/meta-ti-bsp/recipes-kernel/linux/linux-ti-staging-rt_6.1.bb
@@ -6,7 +6,7 @@ FILESEXTRAPATHS:prepend := "${THISDIR}/${PN}-6.1:"
6 6
7BRANCH = "ti-rt-linux-6.1.y" 7BRANCH = "ti-rt-linux-6.1.y"
8 8
9SRCREV = "0f8de5c40f576fc34dc80b3a32508d9990fd79d4" 9SRCREV = "3dace366de06c5b1927ed082fbeac0b4bee29cbc"
10 10
11include ${@ 'recipes-kernel/linux/ti-extras-rt.inc' if d.getVar('TI_EXTRAS') else ''} 11include ${@ 'recipes-kernel/linux/ti-extras-rt.inc' if d.getVar('TI_EXTRAS') else ''}
12 12
diff --git a/meta-ti-bsp/recipes-kernel/linux/linux-ti-staging-rt_6.6.bb b/meta-ti-bsp/recipes-kernel/linux/linux-ti-staging-rt_6.6.bb
index f4754374..8be1cfa3 100644
--- a/meta-ti-bsp/recipes-kernel/linux/linux-ti-staging-rt_6.6.bb
+++ b/meta-ti-bsp/recipes-kernel/linux/linux-ti-staging-rt_6.6.bb
@@ -8,8 +8,8 @@ FILESEXTRAPATHS:prepend := "${THISDIR}/${PN}-6.6:"
8 8
9BRANCH = "ti-rt-linux-6.6.y" 9BRANCH = "ti-rt-linux-6.6.y"
10 10
11SRCREV = "ffc253263a1375a65fa6c9f62a893e9767fbebfa" 11SRCREV = "357d8fe8189aa5c61b4e311ef810f7e0a2c49be9"
12 12
13include ${@ 'recipes-kernel/linux/ti-extras-rt.inc' if d.getVar('TI_EXTRAS') else ''} 13include ${@ 'recipes-kernel/linux/ti-extras-rt.inc' if d.getVar('TI_EXTRAS') else ''}
14 14
15PV = "6.6.0+git${SRCPV}" 15PV = "6.6.14+git${SRCPV}"
diff --git a/meta-ti-bsp/recipes-kernel/linux/linux-ti-staging_6.1.bb b/meta-ti-bsp/recipes-kernel/linux/linux-ti-staging_6.1.bb
index c3d280a5..4842ad3e 100644
--- a/meta-ti-bsp/recipes-kernel/linux/linux-ti-staging_6.1.bb
+++ b/meta-ti-bsp/recipes-kernel/linux/linux-ti-staging_6.1.bb
@@ -23,7 +23,7 @@ S = "${WORKDIR}/git"
23 23
24BRANCH ?= "ti-linux-6.1.y" 24BRANCH ?= "ti-linux-6.1.y"
25 25
26SRCREV ?= "82d2b827840254248a0444a9c50ab3dc395876cc" 26SRCREV ?= "2233af66faf7b81b6c286285e50cda5595dc410d"
27PV = "6.1.69+git${SRCPV}" 27PV = "6.1.69+git${SRCPV}"
28 28
29# Append to the MACHINE_KERNEL_PR so that a new SRCREV will cause a rebuild 29# Append to the MACHINE_KERNEL_PR so that a new SRCREV will cause a rebuild
diff --git a/meta-ti-bsp/recipes-kernel/linux/linux-ti-staging_6.6.bb b/meta-ti-bsp/recipes-kernel/linux/linux-ti-staging_6.6.bb
index adc10a01..eaeaac7c 100644
--- a/meta-ti-bsp/recipes-kernel/linux/linux-ti-staging_6.6.bb
+++ b/meta-ti-bsp/recipes-kernel/linux/linux-ti-staging_6.6.bb
@@ -25,8 +25,8 @@ S = "${WORKDIR}/git"
25 25
26BRANCH ?= "ti-linux-6.6.y" 26BRANCH ?= "ti-linux-6.6.y"
27 27
28SRCREV ?= "ffc253263a1375a65fa6c9f62a893e9767fbebfa" 28SRCREV ?= "cb84067eaf83e8287003bf17c3aed93ecd946a05"
29PV = "6.6.0+git${SRCPV}" 29PV = "6.6.14+git${SRCPV}"
30 30
31# Append to the MACHINE_KERNEL_PR so that a new SRCREV will cause a rebuild 31# Append to the MACHINE_KERNEL_PR so that a new SRCREV will cause a rebuild
32MACHINE_KERNEL_PR:append = "b" 32MACHINE_KERNEL_PR:append = "b"