summaryrefslogtreecommitdiffstats
path: root/recipes-bsp
diff options
context:
space:
mode:
authorOtavio Salvador <otavio@ossystems.com.br>2016-04-06 08:09:08 -0300
committerOtavio Salvador <otavio@ossystems.com.br>2016-04-06 13:08:26 -0300
commit730984c8d0a6b4e49aed587df7b1c56216b49725 (patch)
treec327b7e41889ce9eb2a3a569e449b85707ed2dc7 /recipes-bsp
parentcec4c47e33979631e85e2c933cea5182da61ad82 (diff)
downloadmeta-fsl-arm-730984c8d0a6b4e49aed587df7b1c56216b49725.tar.gz
u-boot-fslc: Update to 1e82446 revision
This brings following backports/fixes: 1e82446 mx6slevk: imximage.cfg: update to fix tINIT3 and tIH-CA violations e578035 mx6qarm2: imximage_mx6dl.cfg update to fix tINIT3 violation adc86d5 mx7_common: Define CONFIG_SYS_MALLOC_LEN in the board file 83195c2 warp7: Pass the UART base definition 87a2283 mx6sabresd: Remove unneeded enable_lvds() function 8f1927e arm: mxs: Update MX28EVK config db8b958 mx6sabresd: Use VESA 1024x768 timings 49185d3 mx27: 16-bit wide watchdog registers cfc4a96 mx6sabre_common: Fix U-Boot corruption after 'saveenv' d955806 arm: mx5: Enable NAND TrimFFS on M53EVK 0aea495 imx: print ARM clock for clocks command 1a1ac16 imx: mx6ul configure the PMIC_STBY_REQ pin as open drain 6f8ee92 imx: mx6ul: skip setting ahb rate 60b774d imx: mx6: Fix incorrect clear mmdc_ch0 handshake mask fe3704b Revert conversion for config_distro_bootcmd.h 8a68957 Revert "warp7: Add initial support" Change-Id: I7a04b21f4ec9aac0a58adb1233d208b1ae2c3258 Signed-off-by: Otavio Salvador <otavio@ossystems.com.br>
Diffstat (limited to 'recipes-bsp')
-rw-r--r--recipes-bsp/u-boot/u-boot-fslc-mxsboot_2016.03.bb2
-rw-r--r--recipes-bsp/u-boot/u-boot-fslc_2016.03.bb2
2 files changed, 2 insertions, 2 deletions
diff --git a/recipes-bsp/u-boot/u-boot-fslc-mxsboot_2016.03.bb b/recipes-bsp/u-boot/u-boot-fslc-mxsboot_2016.03.bb
index 4ec0357..609ce67 100644
--- a/recipes-bsp/u-boot/u-boot-fslc-mxsboot_2016.03.bb
+++ b/recipes-bsp/u-boot/u-boot-fslc-mxsboot_2016.03.bb
@@ -7,7 +7,7 @@ PROVIDES = "u-boot-mxsboot"
7 7
8PV = "v2016.03+git${SRCPV}" 8PV = "v2016.03+git${SRCPV}"
9 9
10SRCREV = "fd6b196f574ca85d75d6bbe24cf9344e58366ae1" 10SRCREV = "1e82446ebd54b50a45dfb0a564a3e6763f309341"
11SRCBRANCH = "2016.03+fslc" 11SRCBRANCH = "2016.03+fslc"
12 12
13SRC_URI = "git://github.com/Freescale/u-boot-fslc.git;branch=${SRCBRANCH}" 13SRC_URI = "git://github.com/Freescale/u-boot-fslc.git;branch=${SRCBRANCH}"
diff --git a/recipes-bsp/u-boot/u-boot-fslc_2016.03.bb b/recipes-bsp/u-boot/u-boot-fslc_2016.03.bb
index 2358de3..94b24e9 100644
--- a/recipes-bsp/u-boot/u-boot-fslc_2016.03.bb
+++ b/recipes-bsp/u-boot/u-boot-fslc_2016.03.bb
@@ -2,5 +2,5 @@ include u-boot-fslc.inc
2 2
3PV = "v2016.03+git${SRCPV}" 3PV = "v2016.03+git${SRCPV}"
4 4
5SRCREV = "fd6b196f574ca85d75d6bbe24cf9344e58366ae1" 5SRCREV = "1e82446ebd54b50a45dfb0a564a3e6763f309341"
6SRCBRANCH = "2016.03+fslc" 6SRCBRANCH = "2016.03+fslc"