summaryrefslogtreecommitdiffstats
path: root/patches/boot_time_opt_guest/0108-perf.patch
diff options
context:
space:
mode:
authorMartin Borg <martin.borg@enea.com>2018-05-09 15:29:03 +0200
committerAdrian Dudau <adrian.dudau@enea.com>2018-05-14 09:39:34 +0200
commitb1abf1299c2f635db21370f989ac9dc2ecbe4189 (patch)
treefb00d3239d07fdbe6de827149560ecc0f0ecd964 /patches/boot_time_opt_guest/0108-perf.patch
parent5ee606c13d87fb454c6755b8bf55fa984428d87f (diff)
downloadenea-kernel-cache-b1abf1299c2f635db21370f989ac9dc2ecbe4189.tar.gz
boot_time_opt_guest: update guest boot time optimization patches for 4.14
The new patches are based on: https://github.com/clearlinux-pkgs/linux-kvm commit 5a0a30430116735fecb22b269e4ca10a08147d8d Signed-off-by: Martin Borg <martin.borg@enea.com> Signed-off-by: Adrian Dudau <adrian.dudau@enea.com>
Diffstat (limited to 'patches/boot_time_opt_guest/0108-perf.patch')
-rw-r--r--patches/boot_time_opt_guest/0108-perf.patch28
1 files changed, 28 insertions, 0 deletions
diff --git a/patches/boot_time_opt_guest/0108-perf.patch b/patches/boot_time_opt_guest/0108-perf.patch
new file mode 100644
index 0000000..085e99e
--- /dev/null
+++ b/patches/boot_time_opt_guest/0108-perf.patch
@@ -0,0 +1,28 @@
1From 8340ac120b7c7b86cdb7eb06d31d767683ad7413 Mon Sep 17 00:00:00 2001
2From: Arjan van de Ven <arjan@linux.intel.com>
3Date: Wed, 4 Nov 2015 15:17:10 -0600
4Subject: [PATCH 108/114] perf
5
6Author: Arjan van de Ven <arjan@linux.intel.com>
7
8Signed-off-by: Miguel Bernal Marin <miguel.bernal.marin@linux.intel.com>
9---
10 arch/x86/events/intel/core.c | 2 +-
11 1 file changed, 1 insertion(+), 1 deletion(-)
12
13diff --git a/arch/x86/events/intel/core.c b/arch/x86/events/intel/core.c
14index 110ce8238466..98ee5d338a16 100644
15--- a/arch/x86/events/intel/core.c
16+++ b/arch/x86/events/intel/core.c
17@@ -4062,7 +4062,7 @@ __init int intel_pmu_init(void)
18 */
19 if (x86_pmu.extra_regs) {
20 for (er = x86_pmu.extra_regs; er->msr; er++) {
21- er->extra_msr_access = check_msr(er->msr, 0x11UL);
22+ er->extra_msr_access = false;
23 /* Disable LBR select mapping */
24 if ((er->idx == EXTRA_REG_LBR) && !er->extra_msr_access)
25 x86_pmu.lbr_sel_map = NULL;
26--
272.13.2
28