<feed xmlns='http://www.w3.org/2005/Atom'>
<title>linux/poky.git/meta/site/riscv64-linux, branch 2.7_M2</title>
<subtitle>Mirror of git.yoctoproject.org/poky</subtitle>
<id>https://git.enea.com/cgit/linux/poky.git/atom?h=2.7_M2</id>
<link rel='self' href='https://git.enea.com/cgit/linux/poky.git/atom?h=2.7_M2'/>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/poky.git/'/>
<updated>2018-03-25T08:40:42+00:00</updated>
<entry>
<title>site/risc-v: Cache common variables to build libIDL</title>
<updated>2018-03-25T08:40:42+00:00</updated>
<author>
<name>Khem Raj</name>
<email>raj.khem@gmail.com</email>
</author>
<published>2018-03-20T16:56:40+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/poky.git/commit/?id=4a84bff9a669197001bcdc6e048c4e8c2dea0518'/>
<id>urn:sha1:4a84bff9a669197001bcdc6e048c4e8c2dea0518</id>
<content type='text'>
These variables force runtime tests during configure
they are already cached for other architectures

(From OE-Core rev: 7a0e456d9dcfe9d9d9a0dbd24a6083c8d40516ff)

Signed-off-by: Khem Raj &lt;raj.khem@gmail.com&gt;
Signed-off-by: Ross Burton &lt;ross.burton@intel.com&gt;
Signed-off-by: Richard Purdie &lt;richard.purdie@linuxfoundation.org&gt;
</content>
</entry>
<entry>
<title>site/riscv: Shunt the realloc configure test for startup-notification</title>
<updated>2018-03-15T13:27:19+00:00</updated>
<author>
<name>Khem Raj</name>
<email>raj.khem@gmail.com</email>
</author>
<published>2018-03-11T08:07:57+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/poky.git/commit/?id=2712b33e8541cfe5f8364ee76998cf0126830f9d'/>
<id>urn:sha1:2712b33e8541cfe5f8364ee76998cf0126830f9d</id>
<content type='text'>
(From OE-Core rev: c1d22fe95ea132275237854681c938d9238579cf)

Signed-off-by: Khem Raj &lt;raj.khem@gmail.com&gt;
Signed-off-by: Ross Burton &lt;ross.burton@intel.com&gt;
Signed-off-by: Richard Purdie &lt;richard.purdie@linuxfoundation.org&gt;
</content>
</entry>
<entry>
<title>site: Add riscv32 and riscv64</title>
<updated>2017-11-05T22:33:21+00:00</updated>
<author>
<name>Khem Raj</name>
<email>raj.khem@gmail.com</email>
</author>
<published>2017-10-06T00:50:40+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/poky.git/commit/?id=c5763360b058b82203f36245665f5f3693e9b67a'/>
<id>urn:sha1:c5763360b058b82203f36245665f5f3693e9b67a</id>
<content type='text'>
(From OE-Core rev: ee3ec248700669fe9b8b589e4a513918949a26e3)

Signed-off-by: Khem Raj &lt;raj.khem@gmail.com&gt;
Signed-off-by: Ross Burton &lt;ross.burton@intel.com&gt;
Signed-off-by: Richard Purdie &lt;richard.purdie@linuxfoundation.org&gt;
</content>
</entry>
</feed>
