<feed xmlns='http://www.w3.org/2005/Atom'>
<title>linux/meta-xilinx.git/meta-xilinx-standalone/classes/xlnx-embeddedsw.bbclass, branch master</title>
<subtitle>Mirror of git.yoctoproject.org/meta-xilinx.git</subtitle>
<id>https://git.enea.com/cgit/linux/meta-xilinx.git/atom?h=master</id>
<link rel='self' href='https://git.enea.com/cgit/linux/meta-xilinx.git/atom?h=master'/>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-xilinx.git/'/>
<updated>2024-11-24T23:58:53+00:00</updated>
<entry>
<title>meta-xilinx-standalone: Rework embeddedsw integration</title>
<updated>2024-11-24T23:58:53+00:00</updated>
<author>
<name>Mark Hatle</name>
<email>mark.hatle@amd.com</email>
</author>
<published>2024-11-24T23:58:53+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-xilinx.git/commit/?id=1d98f8981e3157aa265ca141a0fc9e6e2640394f'/>
<id>urn:sha1:1d98f8981e3157aa265ca141a0fc9e6e2640394f</id>
<content type='text'>
Introduce a new embeddedsw-source recipe that is a single point for unpack,
and patch of the sources.  This will allow someone to universally patch
(via a bbappend or similar) the esw sources.

As part of this work, we transfered the various patches for fsbl, pmu, plm,
and psm to the universe source recipe.

Most of this is transparent to any recipe using xlnx-embeddedsw.  The class
automaticaly detects if the recipe is a user our the special embeddedsw-source
recipe and enables the correct behavior.

Since the esw sources expect the S and B to be the same, the cmake objects
get written into S, we are not able to follow the gcc-source example.
Instead recipes that use the xlnx-embeddedsw class will hard link or copy
the source files to their working directory.  This avoid the penalty for
fetch, unpack and patch.  Note these recipes may also add their own
SRC_URI which WILL be processed as normal.  This is often used to
introduce special tcl scripts.  See the do_copy_shared_src task injected
by the xlnx-embeddedsw.bbclass for technical details.

Additionally, correct some of the existing patch Upstream-Status entries
to conform to current YP guidelines.

For 2024.2 introduce a special Xil_Assert fix for the current toolchain
which is more strict on type conversion..  See the patch itself for
more details.

Signed-off-by: Mark Hatle &lt;mark.hatle@amd.com&gt;
</content>
</entry>
<entry>
<title>embeddedsw : Updated SRCREV for 2024.2_7615</title>
<updated>2024-11-05T10:17:10+00:00</updated>
<author>
<name>Sivaprasad Addepalli</name>
<email>sivaprasad.addepalli@xilinx.com</email>
</author>
<published>2024-11-05T08:24:48+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-xilinx.git/commit/?id=897d7e7aa44ae9af7ae7b848b55792719b8a53ef'/>
<id>urn:sha1:897d7e7aa44ae9af7ae7b848b55792719b8a53ef</id>
<content type='text'>
Updated changelog for 2024.2, removed redundant entries
sysmonpsv: Add doxygen and editorial fixes
dp14txss: zcu_pt_dp14_hdcp: Fix DP14 HDCP multi combination issues
</content>
</entry>
<entry>
<title>xlnx-embeddedsw: Move to release branch xlnx_rel_v2024.2</title>
<updated>2024-11-05T02:50:06+00:00</updated>
<author>
<name>Mark Hatle</name>
<email>mark.hatle@amd.com</email>
</author>
<published>2024-11-04T16:19:59+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-xilinx.git/commit/?id=d0d71c73ba68c6c43db18a51c2d6a4f3b3d41089'/>
<id>urn:sha1:d0d71c73ba68c6c43db18a51c2d6a4f3b3d41089</id>
<content type='text'>
Changelog:
   Remove dp14txss: zcu_pt_dp14_hdcp: Fix DP14 HDCP multi combination issues
   Updated changelog for 2024.2

Signed-off-by: Mark Hatle &lt;mark.hatle@amd.com&gt;
</content>
</entry>
<entry>
<title>embeddedsw : Updated SRCREV for 2024.2_3475</title>
<updated>2024-11-05T02:47:11+00:00</updated>
<author>
<name>Sivaprasad Addepalli</name>
<email>sivaprasad.addepalli@xilinx.com</email>
</author>
<published>2024-11-05T00:52:42+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-xilinx.git/commit/?id=c0e88e3e65a90db45bf226635f89d0540b84deda'/>
<id>urn:sha1:c0e88e3e65a90db45bf226635f89d0540b84deda</id>
<content type='text'>
Updated chnagelog for 2024.2
Update changelog for xilloader, xilplmi, xilasu, asufw and spartanup_plm
</content>
</entry>
<entry>
<title>embeddedsw : Updated SRCREV for 2024.2_6219</title>
<updated>2024-11-04T09:27:10+00:00</updated>
<author>
<name>Sivaprasad Addepalli</name>
<email>sivaprasad.addepalli@xilinx.com</email>
</author>
<published>2024-11-04T07:58:27+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-xilinx.git/commit/?id=8e022ca4a84772017d074a9e12a7239420f9e670'/>
<id>urn:sha1:8e022ca4a84772017d074a9e12a7239420f9e670</id>
<content type='text'>
sw_services: xilcert: Additional sub-fields in TCB Info extension
sw_services: xilloader: Get application version from user optional data
sw_services: xilloader: Store SPK ID used during boot in RTCA
Updated changelog for 2024.2
</content>
</entry>
<entry>
<title>embeddedsw : Updated SRCREV for 2024.2_3507</title>
<updated>2024-10-30T15:07:09+00:00</updated>
<author>
<name>Sivaprasad Addepalli</name>
<email>sivaprasad.addepalli@xilinx.com</email>
</author>
<published>2024-10-30T13:10:44+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-xilinx.git/commit/?id=1edaaeff818ae6b0370ac8a144c2c0ee35e00815'/>
<id>urn:sha1:1edaaeff818ae6b0370ac8a144c2c0ee35e00815</id>
<content type='text'>
update license file for 2024.2 release
xilpm: versal: server: Request AIE2 from PMC to keep it on
</content>
</entry>
<entry>
<title>embeddedsw : Updated SRCREV for 2024.2_7055</title>
<updated>2024-10-30T12:26:48+00:00</updated>
<author>
<name>Sivaprasad Addepalli</name>
<email>sivaprasad.addepalli@xilinx.com</email>
</author>
<published>2024-10-30T10:19:52+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-xilinx.git/commit/?id=9c78dce0bf7942b491887814ae36b75111f9fed7'/>
<id>urn:sha1:9c78dce0bf7942b491887814ae36b75111f9fed7</id>
<content type='text'>
xilpm: versal_net: server: Increase xilpm bytebuffer size to 78K
xilplmi: Fix chunk boundary handling in KeyholeXfr logic
xilpm: versal: server: Exclude AIE during XPm_InitFinalize
sw_services: xilplmi: remove 2nd file open call in tcl
Thirdparty: bsp: freertos: Dont Enable stack overflow protection
sw_services:xilsecure:Removed END label in XSecure_AesDecryptUpdate
sw_services:xilocp:Added redundancy checks for dynamic reconfiguration
sw_services:xilpdi: Fix optional data start address calculation during PPDI
</content>
</entry>
<entry>
<title>embeddedsw : Updated SRCREV for 2024.2_9987</title>
<updated>2024-10-28T13:37:09+00:00</updated>
<author>
<name>Sivaprasad Addepalli</name>
<email>sivaprasad.addepalli@xilinx.com</email>
</author>
<published>2024-10-28T11:33:04+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-xilinx.git/commit/?id=7a15b259eb704060da76a090a2fd610192b2ab4e'/>
<id>urn:sha1:7a15b259eb704060da76a090a2fd610192b2ab4e</id>
<content type='text'>
sw_services: xiltimer: Add checks for default timer functionality
</content>
</entry>
<entry>
<title>embeddedsw : Updated SRCREV for 2024.2_7055</title>
<updated>2024-10-28T11:07:10+00:00</updated>
<author>
<name>Sivaprasad Addepalli</name>
<email>sivaprasad.addepalli@xilinx.com</email>
</author>
<published>2024-10-28T08:29:10+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-xilinx.git/commit/?id=2c448e412cf228b81eb4196b50742a416cdf5531'/>
<id>urn:sha1:2c448e412cf228b81eb4196b50742a416cdf5531</id>
<content type='text'>
Revert "sw_services: xilplmi: Added support for handling PSM to PLM IPI events"
Revert "versal_psmfw: Use shared memory to pass events to PLM"
Revert "versal_psmfw: Use shared memory to pass STL events to PLM"
xilpm: examples: Make changes to use canonical definition
sw_services:xilloader: Removed LoadReadBackPdi feature support
Revert "versal_psmfw: versal: do not notify plm in case of cpu idle"
xilpm: versal_common: Conditionally compile-in thermal-based DVS code
axiethernet: Remove peripheral test inclusion
sw_services: xiltimer: Fix default sleep timer for single instance
sw_services:xilsecure:Removed duplicate code in AES
sw_services: xilsecure: Added maximum supported hash size macro
sw_services: xilsecure: Changed FATAL_ERROR to WARNING for CMake Build files generation
sw_apps: img_rcvry: fix build failure error
v_sditx: Remove linux compatible string
axiethernet : Update BD Alignment
esw: fix typos in XGet_IntrOffset() api and freertos configUSE_STATS_FORMATTING_FUNCTION define
Updated chnagelog for 2024.2 from bram_v4_11
sw_services:xilocp: Fix for INIT-TO-FAIL security best practices
</content>
</entry>
<entry>
<title>embeddedsw : Updated SRCREV for 2024.2_9091</title>
<updated>2024-10-25T11:47:10+00:00</updated>
<author>
<name>Sivaprasad Addepalli</name>
<email>sivaprasad.addepalli@xilinx.com</email>
</author>
<published>2024-10-25T08:16:16+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-xilinx.git/commit/?id=50bd2bc2b5984cbbd485578cfddf2aa404ec2021'/>
<id>urn:sha1:50bd2bc2b5984cbbd485578cfddf2aa404ec2021</id>
<content type='text'>
sw_services:xilloader: Made CFI_selective_read feature configurable
bsp: standalone: Add support for AXI_NoC2 regions in the translation table
ddrpsv: Fix incorrect DDR address mapping
Revert "ddrpsv: Add macro definition"
xilloader: Authentication components to be extended to PCR on a eFuse check
iic: Correct the argument of dynamic send in low level dynamic eeprom example
</content>
</entry>
</feed>
