<feed xmlns='http://www.w3.org/2005/Atom'>
<title>linux/meta-xilinx.git/meta-xilinx-core/recipes-bsp/u-boot/u-boot-xlnx-2024.1.inc, branch master</title>
<subtitle>Mirror of git.yoctoproject.org/meta-xilinx.git</subtitle>
<id>https://git.enea.com/cgit/linux/meta-xilinx.git/atom?h=master</id>
<link rel='self' href='https://git.enea.com/cgit/linux/meta-xilinx.git/atom?h=master'/>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-xilinx.git/'/>
<updated>2024-05-21T13:56:41+00:00</updated>
<entry>
<title>Merge remote-tracking branch 'xilinx/master' into master_2024.1</title>
<updated>2024-05-21T13:56:41+00:00</updated>
<author>
<name>Mark Hatle</name>
<email>mark.hatle@amd.com</email>
</author>
<published>2024-05-21T03:12:39+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-xilinx.git/commit/?id=c7a37a7210cac4e489aa5eddf436060e33745f89'/>
<id>urn:sha1:c7a37a7210cac4e489aa5eddf436060e33745f89</id>
<content type='text'>
Signed-off-by: Mark Hatle &lt;mark.hatle@amd.com&gt;
</content>
</entry>
<entry>
<title>u-boot-xlnx : Updated SRCREV for 2024.1_3163</title>
<updated>2024-05-14T09:17:14+00:00</updated>
<author>
<name>Sivaprasad Addepalli</name>
<email>sivaprasad.addepalli@xilinx.com</email>
</author>
<published>2024-05-14T07:01:58+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-xilinx.git/commit/?id=587616c9b0ce08b9468b3dadc87c9028742b84d2'/>
<id>urn:sha1:587616c9b0ce08b9468b3dadc87c9028742b84d2</id>
<content type='text'>
Revert "configs: versal: Enable CONFIG_LTO for mini qspi/ospi"
</content>
</entry>
<entry>
<title>u-boot-xlnx : Updated SRCREV for 2024.1_6415</title>
<updated>2024-04-25T04:17:09+00:00</updated>
<author>
<name>Sivaprasad Addepalli</name>
<email>sivaprasad.addepalli@xilinx.com</email>
</author>
<published>2024-04-25T00:48:38+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-xilinx.git/commit/?id=d2fbb30c4921258ae6c53153d9efc5631da4dc3f'/>
<id>urn:sha1:d2fbb30c4921258ae6c53153d9efc5631da4dc3f</id>
<content type='text'>
mtd: spi-nor: Fix OSPI probe issue in stacked mode.
</content>
</entry>
<entry>
<title>u-boot-xlnx : Updated SRCREV for 2024.1_2155</title>
<updated>2024-04-22T12:37:22+00:00</updated>
<author>
<name>Sivaprasad Addepalli</name>
<email>sivaprasad.addepalli@xilinx.com</email>
</author>
<published>2024-04-22T11:55:30+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-xilinx.git/commit/?id=79a63367b1086bed17d770f123b50a2ac6494596'/>
<id>urn:sha1:79a63367b1086bed17d770f123b50a2ac6494596</id>
<content type='text'>
Revert "Revert "lmb: consider EFI memory map""
common: fdt: replace error prints to debug
</content>
</entry>
<entry>
<title>u-boot-xlnx : Updated SRCREV for 2024.1_8507</title>
<updated>2024-04-17T03:07:10+00:00</updated>
<author>
<name>Sivaprasad Addepalli</name>
<email>sivaprasad.addepalli@xilinx.com</email>
</author>
<published>2024-04-17T00:49:06+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-xilinx.git/commit/?id=4d3d2809b22fba4a6dcd3f6bd994b4843e834b53'/>
<id>urn:sha1:4d3d2809b22fba4a6dcd3f6bd994b4843e834b53</id>
<content type='text'>
spi: cadence_qspi: Fix OSPI probe issue when the prescaler is set to 2
</content>
</entry>
<entry>
<title>u-boot-xlnx : Updated SRCREV for 2024.1_5819</title>
<updated>2024-04-08T04:17:09+00:00</updated>
<author>
<name>Sivaprasad Addepalli</name>
<email>sivaprasad.addepalli@xilinx.com</email>
</author>
<published>2024-04-08T00:48:13+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-xilinx.git/commit/?id=d43240bc686eed964a88b06d973f188f3eef5b4a'/>
<id>urn:sha1:d43240bc686eed964a88b06d973f188f3eef5b4a</id>
<content type='text'>
arm64: versal-net Add dcc node and dcc in aliases for versal-net-ipp-rev1.9.dts
mtd: spi-nor: Remove SPI_NOR_OCTAL_READ flag
soc: zynqmp: Add the IDcode for TEG variant
zlib: Remove incorrect ZLIB_VERSION
zlib: Port fix for CVE-2016-9841 to U-Boot
zlib: Rename write variable to wnext (window write index)
zlib: Rename this variable to here (current decoding table entry)
configs: versal: Disable the config for spansion flash
</content>
</entry>
<entry>
<title>u-boot-xlnx : Updated SRCREV for 2024.1_7095</title>
<updated>2024-03-28T15:57:09+00:00</updated>
<author>
<name>Sivaprasad Addepalli</name>
<email>sivaprasad.addepalli@xilinx.com</email>
</author>
<published>2024-03-28T13:58:36+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-xilinx.git/commit/?id=24d7b237cba002f8f059346e1a5c9257ff232333'/>
<id>urn:sha1:24d7b237cba002f8f059346e1a5c9257ff232333</id>
<content type='text'>
arm64: dts: zynqmp: make hw-ecc as the default ecc mode
xilinx: Do not call private env_get_location() when !ENV_IS_NOWHERE
mtd: spi-nor: Disable chip erase for n25q512ax3 flash
configs: zynqmp_kria: Deactivate CONFIG_SPI_FLASH_BAR
arm64: zynqmp: Disable Tri-state for SDIO
</content>
</entry>
<entry>
<title>u-boot-xlnx : Updated SRCREV for 2024.1_6395</title>
<updated>2024-03-28T08:07:10+00:00</updated>
<author>
<name>Sivaprasad Addepalli</name>
<email>sivaprasad.addepalli@xilinx.com</email>
</author>
<published>2024-03-28T06:18:28+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-xilinx.git/commit/?id=f2f14d3273f6a143f4a9b0a8e2fd346a7665b12d'/>
<id>urn:sha1:f2f14d3273f6a143f4a9b0a8e2fd346a7665b12d</id>
<content type='text'>
mtd: spi-nor: Disable chip erase for S28HS02GT flash
mtd: spi-nor: Set the ECC configuration to 1-bit error correction
mtd: spi-nor: Added Fixup for S28HS02GT Infineon OSPI flash
xilinx: Enable support for Infineon Octal flash
arm64: zynqmp: Add bootcmd_usb4 variable
</content>
</entry>
<entry>
<title>u-boot-xlnx : Updated SRCREV for 2024.1_6611</title>
<updated>2024-03-21T09:17:11+00:00</updated>
<author>
<name>Sivaprasad Addepalli</name>
<email>sivaprasad.addepalli@xilinx.com</email>
</author>
<published>2024-03-21T07:34:11+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-xilinx.git/commit/?id=3f4620056f0c09720f875af283e9741719cc64dd'/>
<id>urn:sha1:3f4620056f0c09720f875af283e9741719cc64dd</id>
<content type='text'>
arm64: zynqmp: dts: Add required properties for rs485 support for KD240
spi: cadence_qspi: Fix OSPI boot issue
arm64: versal: Add clocks and power domains for LPD SWDT
dt-bindings: power: Add PM for LPD SWDT
arm64: versal: Add LPD SWDT node in versal.dtsi
mtd: spi-nor: Address the Macronix flash probe failure
mtd: spi-nor: Store GPIO info during flash probe
</content>
</entry>
<entry>
<title>u-boot-xlnx : Updated SRCREV for 2024.1_5791</title>
<updated>2024-03-19T14:07:09+00:00</updated>
<author>
<name>Sivaprasad Addepalli</name>
<email>sivaprasad.addepalli@xilinx.com</email>
</author>
<published>2024-03-19T11:27:24+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-xilinx.git/commit/?id=8b38759ff39db98c29651a2d80eedb2fb1a105aa'/>
<id>urn:sha1:8b38759ff39db98c29651a2d80eedb2fb1a105aa</id>
<content type='text'>
mtd: spi-nor: Enable DDR mode functionality with Macronix flash
mtd: spi-nor: Enable DDR mode functionality with Gigadevice flash
mtd: spi-nor: Enable DDR mode functionality with ISSI flash
spi: cadence_qspi: Modified the rx_dll_tuning function to support generic execution
arm64: versal-net: Align spi-max-frequency for se7
arm64: versal: Remove flexnoc node
arm64: zynqmp: Add missing description for vm-p-m1369
</content>
</entry>
</feed>
