<feed xmlns='http://www.w3.org/2005/Atom'>
<title>linux/meta-intel.git/recipes-oneapi/setup-oneapi-env/files, branch master</title>
<subtitle>[no description]</subtitle>
<id>https://git.enea.com/cgit/linux/meta-intel.git/atom?h=master</id>
<link rel='self' href='https://git.enea.com/cgit/linux/meta-intel.git/atom?h=master'/>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/'/>
<updated>2026-01-20T12:57:40+00:00</updated>
<entry>
<title>meta-intel: move oneAPI IPP and setup-oneapi-env into dynamic openembedded layer</title>
<updated>2026-01-20T12:57:40+00:00</updated>
<author>
<name>Yogesh Tyagi</name>
<email>yogesh.tyagi@intel.com</email>
</author>
<published>2026-01-20T12:57:40+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=c62b2d0e99e6526d0ff0d0bcdb23816cfdcb6292'/>
<id>urn:sha1:c62b2d0e99e6526d0ff0d0bcdb23816cfdcb6292</id>
<content type='text'>
Move intel-oneapi-ipp and setup-intel-oneapi-env recipes under
dynamic-layers/openembedded-layer to make oneAPI components
conditionally enabled.

This is a pure refactor with no functional changes to the recipes.
It aligns oneAPI packages with the existing dynamic layer structure
used for optional Intel runtimes.

Signed-off-by: Yogesh Tyagi &lt;yogesh.tyagi@intel.com&gt;
</content>
</entry>
<entry>
<title>intel-oneapi-ipp: add recipe for Intel OneAPI IPP library (runtime only)</title>
<updated>2021-10-21T05:28:10+00:00</updated>
<author>
<name>Vtiurina, Mariia</name>
<email>mariia.vtiurina@intel.com</email>
</author>
<published>2021-10-20T09:27:02+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=272e0889026e6479fd366d4447e7345e4dd52d11'/>
<id>urn:sha1:272e0889026e6479fd366d4447e7345e4dd52d11</id>
<content type='text'>
The initial version of the recipe for Intel OneAPI IPP library.

IPP is an extensive library of ready-to-use, domain-specific functions
that are highly optimized for diverse Intel architectures.

Signed-off-by: Mariia Vtiurina &lt;mariia.vtiurina@intel.com&gt;
Signed-off-by: Anuj Mittal &lt;anuj.mittal@intel.com&gt;
</content>
</entry>
</feed>
