<feed xmlns='http://www.w3.org/2005/Atom'>
<title>linux/meta-intel.git/meta-romley, branch 1.3_M5</title>
<subtitle>[no description]</subtitle>
<id>https://git.enea.com/cgit/linux/meta-intel.git/atom?h=1.3_M5</id>
<link rel='self' href='https://git.enea.com/cgit/linux/meta-intel.git/atom?h=1.3_M5'/>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/'/>
<updated>2012-09-04T14:40:25+00:00</updated>
<entry>
<title>meta-intel: remove task-core-tools-profile.bbappend</title>
<updated>2012-09-04T14:40:25+00:00</updated>
<author>
<name>Tom Zanussi</name>
<email>tom.zanussi@intel.com</email>
</author>
<published>2012-09-04T14:40:25+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=6e74be58a9b03a774ab21ac72bca9b9d56a622d4'/>
<id>urn:sha1:6e74be58a9b03a774ab21ac72bca9b9d56a622d4</id>
<content type='text'>
The functionality previously added by these bbappends was already
handled in task-core-tools-profile.bb (now
packagegroup-core-tools-profile.bb), so remove these.

SYSTEMTAP = "systemtap"
SYSTEMTAP_mips = ""

LTTNGUST = "lttng-ust"
LTTNGUST_mips = ""

RDEPENDS_${PN} = "\
    ${PROFILETOOLS} \
    ${LTTNGUST} \
    ${SYSTEMTAP} \
    ${VALGRIND} \

Signed-off-by: Tom Zanussi &lt;tom.zanussi@intel.com&gt;
</content>
</entry>
<entry>
<title>meta-intel.inc: have appropriate BSPs use it</title>
<updated>2012-08-29T15:29:18+00:00</updated>
<author>
<name>Tom Zanussi</name>
<email>tom.zanussi@intel.com</email>
</author>
<published>2012-08-24T03:54:13+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=d98714abb2218691d96ca6931b96cbb7d8f1ef32'/>
<id>urn:sha1:d98714abb2218691d96ca6931b96cbb7d8f1ef32</id>
<content type='text'>
ia32-base.inc no longer contains everything these BSPs need - some of
what was in that file is now in meta-intel.inc, so we need to include
that too.

Signed-off-by: Tom Zanussi &lt;tom.zanussi@intel.com&gt;
</content>
</entry>
<entry>
<title>meta-romley: Add Matrox MGA variable to romley.conf</title>
<updated>2012-08-10T20:41:51+00:00</updated>
<author>
<name>Kishore Bodke</name>
<email>kishore.k.bodke@intel.com</email>
</author>
<published>2012-08-10T18:38:38+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=7dfeac4b1aac9b70c7397f86b5c8ab80f5e8f2c4'/>
<id>urn:sha1:7dfeac4b1aac9b70c7397f86b5c8ab80f5e8f2c4</id>
<content type='text'>
Since Matrox MGA recipe is moved to common, include
the Matrox MGA varialbe to romley.conf.

Signed-off-by: Kishore Bodke &lt;kishore.k.bodke@intel.com&gt;
Signed-off-by: Tom Zanussi &lt;tom.zanussi@intel.com&gt;
</content>
</entry>
<entry>
<title>meta-romley: Move Matrox MGA Xorg driver to meta-intel/common</title>
<updated>2012-08-10T20:23:24+00:00</updated>
<author>
<name>Kishore Bodke</name>
<email>kishore.k.bodke@intel.com</email>
</author>
<published>2012-08-10T18:30:42+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=b4926acb43c983d135f1b8bf461337447ce41fc9'/>
<id>urn:sha1:b4926acb43c983d135f1b8bf461337447ce41fc9</id>
<content type='text'>
Matrox MGA Xorg driver is being used by other meta-intel
BSPs.  So move this to meta-intel/common/recipes-graphics.

Signed-off-by: Kishore Bodke &lt;kishore.k.bodke@intel.com&gt;
Signed-off-by: Tom Zanussi &lt;tom.zanussi@intel.com&gt;
</content>
</entry>
<entry>
<title>romley: update kernel SRCREVs</title>
<updated>2012-07-10T21:06:33+00:00</updated>
<author>
<name>Tom Zanussi</name>
<email>tom.zanussi@intel.com</email>
</author>
<published>2012-07-10T21:06:33+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=407652c560ca10936b804d90c55b3b01b31c6e22'/>
<id>urn:sha1:407652c560ca10936b804d90c55b3b01b31c6e22</id>
<content type='text'>
To pick up most recent changes, including the matching kernel changes
for the perf-scripting/perf-tui features.

Signed-off-by: Tom Zanussi &lt;tom.zanussi@intel.com&gt;
</content>
</entry>
<entry>
<title>meta-intel: update README.sources with denzil link</title>
<updated>2012-05-25T20:50:08+00:00</updated>
<author>
<name>Tom Zanussi</name>
<email>tom.zanussi@intel.com</email>
</author>
<published>2012-05-25T20:50:08+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=f64ab3a8c976b379195b459ca8e4c9e8ab440bd6'/>
<id>urn:sha1:f64ab3a8c976b379195b459ca8e4c9e8ab440bd6</id>
<content type='text'>
Update the README.sources for all the meta-intel BSPs to reflect final
Yocto tarball location for denzil.

Signed-off-by: Tom Zanussi &lt;tom.zanussi@intel.com&gt;
</content>
</entry>
<entry>
<title>linux-yocto_3.0: Update KMACHINE and KBRANCH to play nice with new kerntools</title>
<updated>2012-05-23T18:22:03+00:00</updated>
<author>
<name>Darren Hart</name>
<email>dvhart@linux.intel.com</email>
</author>
<published>2012-05-18T16:19:31+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=a62c485edffed30ea95658760948fd50925adfb0'/>
<id>urn:sha1:a62c485edffed30ea95658760948fd50925adfb0</id>
<content type='text'>
The 3.0 based boards are lazy compared to our new modern ones.

Without this patch, the linux-yocto-3.0 kernel do_patch() task would
fail with:

/srv/home/pokybuild/yocto-autobuilder/yocto-slave/cedartrail/build/build/tmp/sysroots/x86_64-linux/usr/bin/updateme:
line 434: yocto/standard/cedartrail-standard.scc: No such file or
directory

Setting the KBRANCH explicitly avoids this issue. This brings the
following recipes inline with the fri2 and sys940x BSPs.

Fix proposed by Bruce Ashfield.

Testing: Built linux-yocto_3.0 for all machines involved, including the
nopvr, noemgd variants. All built linux-yocto_3.0 successfully.

Signed-off-by: Darren Hart &lt;dvhart@linux.intel.com&gt;
CC: Tom Zanussi &lt;tom.zanussi@intel.com&gt;
CC: Bruce Ashfield &lt;bruce.ashfield@windriver.com&gt;
CC: Kishore Bodke &lt;kishore.k.bodke@intel.com&gt;
</content>
</entry>
<entry>
<title>Romley: Update SRCREV</title>
<updated>2012-04-13T20:04:50+00:00</updated>
<author>
<name>Kishore Bodke</name>
<email>kishore.k.bodke@intel.com</email>
</author>
<published>2012-04-13T18:28:53+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=f75f9b6f68473eb0efac802409608f8389be0030'/>
<id>urn:sha1:f75f9b6f68473eb0efac802409608f8389be0030</id>
<content type='text'>
Update the SRCREV to include the
82580 Gigabit ethernet driver from meta branch
for the romley machine.

Signed-off-by: Kishore Bodke &lt;kishore.k.bodke@intel.com&gt;
Signed-off-by: Tom Zanussi &lt;tom.zanussi@intel.com&gt;
</content>
</entry>
<entry>
<title>Romley: Add new bbappend file for 3.2 kernel</title>
<updated>2012-04-05T23:35:11+00:00</updated>
<author>
<name>Kishore Bodke</name>
<email>kishore.k.bodke@intel.com</email>
</author>
<published>2012-04-04T22:25:38+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=b669b9363197a6af2014c5d54b2c651894e62a5e'/>
<id>urn:sha1:b669b9363197a6af2014c5d54b2c651894e62a5e</id>
<content type='text'>
Switching Romley to 3.2 kernel.

Signed-off-by: Kishore Bodke &lt;kishore.k.bodke@intel.com&gt;
Signed-off-by: Darren Hart &lt;dvhart@linux.intel.com&gt;
</content>
</entry>
<entry>
<title>meta-intel: add LAYERDEPENDS for layers needing the meta-intel common layer</title>
<updated>2012-02-24T20:52:01+00:00</updated>
<author>
<name>Paul Eggleton</name>
<email>paul.eggleton@linux.intel.com</email>
</author>
<published>2012-02-24T09:23:56+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=df18b721f86f0737c0f302e49b27ea232c70e683'/>
<id>urn:sha1:df18b721f86f0737c0f302e49b27ea232c70e683</id>
<content type='text'>
These layers all contain machine configuration that depends on having
the meta-intel common layer enabled as well, so use LAYERDEPENDS in the
layer configuration for each one to make this explicit.

Signed-off-by: Paul Eggleton &lt;paul.eggleton@linux.intel.com&gt;
Signed-off-by: Tom Zanussi &lt;tom.zanussi@intel.com&gt;
</content>
</entry>
</feed>
