<feed xmlns='http://www.w3.org/2005/Atom'>
<title>linux/meta-intel.git/meta-romley/conf/machine, branch master</title>
<subtitle>[no description]</subtitle>
<id>https://git.enea.com/cgit/linux/meta-intel.git/atom?h=master</id>
<link rel='self' href='https://git.enea.com/cgit/linux/meta-intel.git/atom?h=master'/>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/'/>
<updated>2015-09-30T01:05:49+00:00</updated>
<entry>
<title>meta-intel: meta-romley BSP retirement from YP 2.0</title>
<updated>2015-09-30T01:05:49+00:00</updated>
<author>
<name>WU CHIA CHUAN</name>
<email>chia.chuan.wu@intel.com</email>
</author>
<published>2015-09-28T08:03:16+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=84c049b9cb80b50fd32b716c2ae97e3f0d4e3cd7'/>
<id>urn:sha1:84c049b9cb80b50fd32b716c2ae97e3f0d4e3cd7</id>
<content type='text'>
Remove meta-romley BSP layer from meta-intel master branch
which is targeting for YP 2.0.

A heads-up email was sent to the meta-intel mailing list for
requesting any feedback regarding retirement of these BSP.
Since there is no concern, we assume that it is agreed upon
and thus this patch to retire the BSP.

The "MAINTAINERS file" and "conf/machine/README file" are updated to
reflect removal of the BSP.

We expect intel-corei7-64 machine is continued to be used to support
the platform and dpdk recipe under meta-romley is now supported under
meta-isg/common/recipes-extended/dpdk.

Signed-off-by: WU CHIA CHUAN &lt;chia.chuan.wu@intel.com&gt;
Signed-off-by: Saul Wold &lt;sgw@linux.intel.com&gt;
</content>
</entry>
<entry>
<title>meta-romley:Update the PREFERRED_VERSION of linux-yocto-3.10 to 3.14</title>
<updated>2015-03-17T20:17:44+00:00</updated>
<author>
<name>sundararaja perumal</name>
<email>sundara.rajax.p.manoharan@intel.com</email>
</author>
<published>2015-03-16T01:47:53+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=53eea4f12311b4808b3af9695ac822eea1fc60c2'/>
<id>urn:sha1:53eea4f12311b4808b3af9695ac822eea1fc60c2</id>
<content type='text'>
Update the PREFERRED_VERSION of linux-yocto-3.10 to 3.14 for
romley and romley-ivb.

Signed-off-by: sundararaja perumal &lt;sundara.rajax.p.manoharan@intel.com&gt;
Acked-by: Ong Boon Leong &lt;boon.leong.ong@intel.com&gt;
Signed-off-by: Darren Hart &lt;dvhart@linux.intel.com&gt;
</content>
</entry>
<entry>
<title>Use intel-common-pkgarch for non-emgd BSPs</title>
<updated>2014-03-12T21:51:00+00:00</updated>
<author>
<name>Darren Hart</name>
<email>dvhart@linux.intel.com</email>
</author>
<published>2014-03-12T17:30:54+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=50fa9bb12cb3b5e8b36041caaf5517f3eea8fde0'/>
<id>urn:sha1:50fa9bb12cb3b5e8b36041caaf5517f3eea8fde0</id>
<content type='text'>
Enable the intel-common pkgarch and machine override mechanism for most
non-emgd BSPs. The Queensbay platforms show issues on the 3.10 kernel,
and the NUC is experiencing some boot issues with the common kernel, so
skip those for now.

Signed-off-by: Darren Hart &lt;dvhart@linux.intel.com&gt;
</content>
</entry>
<entry>
<title>romley: Use corei7 tuning</title>
<updated>2014-01-28T00:56:14+00:00</updated>
<author>
<name>Darren Hart</name>
<email>dvhart@linux.intel.com</email>
</author>
<published>2014-01-22T05:17:22+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=ddcc0ac58c15cc8a1d285d84e416c82e3f34bf94'/>
<id>urn:sha1:ddcc0ac58c15cc8a1d285d84e416c82e3f34bf94</id>
<content type='text'>
Sandy Bridge and Ivy Bridge based CPUs benefit from the new corei7 tune file.
Update the XSERVER_* variables to use the new naming.

Signed-off-by: Darren Hart &lt;dvhart@linux.intel.com&gt;
Cc: Haw Foo Chien &lt;foo.chien.haw@intel.com&gt;
Cc: Ong Boon Leong &lt;boon.leong.ong@intel.com&gt;
</content>
</entry>
<entry>
<title>meta-romley: Update machine default kernel to v3.10</title>
<updated>2013-10-21T22:58:25+00:00</updated>
<author>
<name>Ong Boon Leong</name>
<email>boon.leong.ong@intel.com</email>
</author>
<published>2013-10-21T15:03:34+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=916932e0b633bb63faafafd1ffc9dae94f87ffab'/>
<id>urn:sha1:916932e0b633bb63faafafd1ffc9dae94f87ffab</id>
<content type='text'>
Update IVB &amp; SNB romley platform default kernel version
to v3.10.

Signed-off-by: Ong Boon Leong &lt;boon.leong.ong@intel.com&gt;
Signed-off-by: Tom Zanussi &lt;tom.zanussi@intel.com&gt;
</content>
</entry>
<entry>
<title>romley romley-ivb: Move BSPs to the v3.8 kernel</title>
<updated>2013-03-26T12:38:01+00:00</updated>
<author>
<name>Kishore Bodke</name>
<email>kishore.k.bodke@intel.com</email>
</author>
<published>2013-03-25T22:58:21+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=2e8760d272aa2c62b41cbf768445c99569604c5e'/>
<id>urn:sha1:2e8760d272aa2c62b41cbf768445c99569604c5e</id>
<content type='text'>
Now the v3.8 kernel recipes are available in the oecore &amp; meta-intel layers.
And also the v3.8 kernel is validated for these BSPs.

Signed-off-by: Kishore Bodke &lt;kishore.k.bodke@intel.com&gt;
</content>
</entry>
<entry>
<title>romley: add Ivy Bridge support</title>
<updated>2013-02-27T20:30:03+00:00</updated>
<author>
<name>Kishore Bodke</name>
<email>kishore.k.bodke@intel.com</email>
</author>
<published>2013-02-26T00:05:30+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=920212bf51233a7f67e5482640f96b032aec25c7'/>
<id>urn:sha1:920212bf51233a7f67e5482640f96b032aec25c7</id>
<content type='text'>
Create a new machine to support the romley Ivy Bridge CPU variant.

Signed-off-by: Kishore Bodke &lt;kishore.k.bodke@intel.com&gt;
Signed-off-by: Tom Zanussi &lt;tom.zanussi@intel.com&gt;
</content>
</entry>
<entry>
<title>meta-romley: change preferred kernel to 3.4</title>
<updated>2013-02-18T16:23:16+00:00</updated>
<author>
<name>Kishore Bodke</name>
<email>kishore.k.bodke@intel.com</email>
</author>
<published>2013-02-15T18:51:15+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=150be7c8fb97ac88737f6017fdf9dd47b273bb3e'/>
<id>urn:sha1:150be7c8fb97ac88737f6017fdf9dd47b273bb3e</id>
<content type='text'>
Set the romley preferred kernel version to 3.4.

Signed-off-by: Kishore Bodke &lt;kishore.k.bodke@intel.com&gt;
Signed-off-by: Tom Zanussi &lt;tom.zanussi@linux.intel.com&gt;
</content>
</entry>
<entry>
<title>romley: add WEBTITLE &amp; Compliance information</title>
<updated>2012-10-29T19:59:37+00:00</updated>
<author>
<name>Kishore Bodke</name>
<email>kishore.k.bodke@intel.com</email>
</author>
<published>2012-10-29T17:30:32+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=20c289289ef1fa84bbef323c77d2c39e9e8a9882'/>
<id>urn:sha1:20c289289ef1fa84bbef323c77d2c39e9e8a9882</id>
<content type='text'>
The WEBTITLE will be used to publish the BSP on the Yocto Project Website.
And adding the Yocto Project Compliance information for the 1.3 release.

Signed-off-by: Kishore Bodke &lt;kishore.k.bodke@intel.com&gt;
Signed-off-by: Tom Zanussi &lt;tom.zanussi@intel.com&gt;
</content>
</entry>
<entry>
<title>meta-intel.inc: have appropriate BSPs use it</title>
<updated>2012-08-29T15:29:18+00:00</updated>
<author>
<name>Tom Zanussi</name>
<email>tom.zanussi@intel.com</email>
</author>
<published>2012-08-24T03:54:13+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=d98714abb2218691d96ca6931b96cbb7d8f1ef32'/>
<id>urn:sha1:d98714abb2218691d96ca6931b96cbb7d8f1ef32</id>
<content type='text'>
ia32-base.inc no longer contains everything these BSPs need - some of
what was in that file is now in meta-intel.inc, so we need to include
that too.

Signed-off-by: Tom Zanussi &lt;tom.zanussi@intel.com&gt;
</content>
</entry>
</feed>
