<feed xmlns='http://www.w3.org/2005/Atom'>
<title>linux/meta-intel.git/meta-fri2/recipes-graphics, branch 1.3.2.final</title>
<subtitle>[no description]</subtitle>
<id>https://git.enea.com/cgit/linux/meta-intel.git/atom?h=1.3.2.final</id>
<link rel='self' href='https://git.enea.com/cgit/linux/meta-intel.git/atom?h=1.3.2.final'/>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/'/>
<updated>2012-10-02T16:30:47+00:00</updated>
<entry>
<title>meta-intel: use FILESEXTRAPATHS for xserver-xf86-config bbappends</title>
<updated>2012-10-02T16:30:47+00:00</updated>
<author>
<name>Tom Zanussi</name>
<email>tom.zanussi@intel.com</email>
</author>
<published>2012-09-29T05:05:08+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=50ac6e8785c167ea4aa4601fd690ef783151853d'/>
<id>urn:sha1:50ac6e8785c167ea4aa4601fd690ef783151853d</id>
<content type='text'>
The xserver-xf86-config .bbappends are still using FILESPATH - update
them to use FILESEXTRAPATHS as recommended by the Poky Reference
Manual and BSP Developer's Guides.

Signed-off-by: Tom Zanussi &lt;tom.zanussi@intel.com&gt;
</content>
</entry>
<entry>
<title>fri2: Update xorg.conf per EMGD 1.14 user guide</title>
<updated>2012-09-29T00:53:36+00:00</updated>
<author>
<name>Darren Hart</name>
<email>dvhart@linux.intel.com</email>
</author>
<published>2012-09-28T22:33:27+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=669cf9164ac539711bc06006be798855f7a44c43'/>
<id>urn:sha1:669cf9164ac539711bc06006be798855f7a44c43</id>
<content type='text'>
Correct the port order to only list SDVOB and LVDS.

Update the Edid flags as appropriate. No EDID over LVDS. Enable built-in
and edid timings as well as DTDs for the SDVOB port.

Force 24-bit mode for LVDS port to work around an apparent bug with EMGD
in which the default 18-bit mode results in a dim display using the
secondary (LVDS) HDMI port (lower port).

Add backlight intensity and inverter frequency specifications for the
LVDS port per the note in the EMGD 1.14 User Guide (p 184) for E6xx
CPUs.

Signed-off-by: Darren Hart &lt;dvhart@linux.intel.com&gt;
</content>
</entry>
<entry>
<title>fri2: change preferred display order</title>
<updated>2011-12-08T00:17:22+00:00</updated>
<author>
<name>Darren Hart</name>
<email>dvhart@linux.intel.com</email>
</author>
<published>2011-09-19T16:34:14+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=25d49e759b838c6bca5ec9f431b516d95a9ed3f8'/>
<id>urn:sha1:25d49e759b838c6bca5ec9f431b516d95a9ed3f8</id>
<content type='text'>
The current PortOrder value assumes LVDS. Change the value to first try the
primary SDVO output, then the secondary SDVO, and fallback to LVDS if neither
are present.

Signed-off-by: Darren Hart &lt;dvhart@linux.intel.com&gt;
</content>
</entry>
<entry>
<title>meta-fri2: add EMGD 1.8 capabilities to fri2</title>
<updated>2011-08-25T17:19:30+00:00</updated>
<author>
<name>Tom Zanussi</name>
<email>tom.zanussi@intel.com</email>
</author>
<published>2011-08-16T20:59:55+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=7658dbaa94638f86bab45f5763565370e8854853'/>
<id>urn:sha1:7658dbaa94638f86bab45f5763565370e8854853</id>
<content type='text'>
This patch essentially adds a new EMGD-capable 'fri2' machine to
meta-fri2.

The current version with vesa graphics will become fri2-noemgd; fri2
will become the version with EMGD graphics.  This patch does the
fri2-&gt;fri2-noemgd renaming and adds the new files for fri2, and
updates the necessary .bbappends to support both fri2 and fri2-noemgd.

Signed-off-by: Tom Zanussi &lt;tom.zanussi@intel.com&gt;
</content>
</entry>
<entry>
<title>meta-fri2: new layer for Fish River Island II (E6XX/EG20T) systems</title>
<updated>2011-08-03T17:11:00+00:00</updated>
<author>
<name>Tom Zanussi</name>
<email>tom.zanussi@intel.com</email>
</author>
<published>2011-07-12T14:38:17+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=ea897ce72602c7b8f1f11aafe8baf6cbe5887c4c'/>
<id>urn:sha1:ea897ce72602c7b8f1f11aafe8baf6cbe5887c4c</id>
<content type='text'>
This layer provides support for E6XX + EG20T Intel systems.

Currently it supports only vesa graphics, which will be upgraded
shortly.

Signed-off-by: Tom Zanussi &lt;tom.zanussi@intel.com&gt;
</content>
</entry>
</feed>
