<feed xmlns='http://www.w3.org/2005/Atom'>
<title>linux/meta-intel.git/meta-fri2/recipes-graphics/xorg-xserver/xserver-xf86-config_0.1.bbappend, branch master</title>
<subtitle>[no description]</subtitle>
<id>https://git.enea.com/cgit/linux/meta-intel.git/atom?h=master</id>
<link rel='self' href='https://git.enea.com/cgit/linux/meta-intel.git/atom?h=master'/>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/'/>
<updated>2014-09-17T01:12:13+00:00</updated>
<entry>
<title>Remove fri2 machine support</title>
<updated>2014-09-17T01:12:13+00:00</updated>
<author>
<name>Nitin A Kamble</name>
<email>nitin.a.kamble@intel.com</email>
</author>
<published>2014-09-04T22:34:11+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=964d5daa7cea2b357c68eb2c91d17779eeba6a49'/>
<id>urn:sha1:964d5daa7cea2b357c68eb2c91d17779eeba6a49</id>
<content type='text'>
The fri2 machine has been retired with this commit. This does not affect
the fri2-noemgd machine and it is supported as usual.

Signed-off-by: Nitin A Kamble &lt;nitin.a.kamble@intel.com&gt;
Signed-off-by: Tom Zanussi &lt;tom.zanussi@linux.intel.com&gt;
</content>
</entry>
<entry>
<title>meta-intel: Drop PRINC usage</title>
<updated>2013-06-24T13:55:59+00:00</updated>
<author>
<name>Richard Purdie</name>
<email>richard.purdie@linuxfoundation.org</email>
</author>
<published>2013-06-24T13:45:01+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=c5a0c81e49e74fc5ddccb43dd8d3d89312389c44'/>
<id>urn:sha1:c5a0c81e49e74fc5ddccb43dd8d3d89312389c44</id>
<content type='text'>
With the switch to the PR server we don't need to use PRINC. This
patch matches a change to OE-Core to bump the PR values of the appropriate
core recipes so PR values don't go backwards.

Signed-off-by: Richard Purdie &lt;richard.purdie@linuxfoundation.org&gt;
</content>
</entry>
<entry>
<title>meta-intel: use FILESEXTRAPATHS for xserver-xf86-config bbappends</title>
<updated>2012-10-02T16:30:47+00:00</updated>
<author>
<name>Tom Zanussi</name>
<email>tom.zanussi@intel.com</email>
</author>
<published>2012-09-29T05:05:08+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=50ac6e8785c167ea4aa4601fd690ef783151853d'/>
<id>urn:sha1:50ac6e8785c167ea4aa4601fd690ef783151853d</id>
<content type='text'>
The xserver-xf86-config .bbappends are still using FILESPATH - update
them to use FILESEXTRAPATHS as recommended by the Poky Reference
Manual and BSP Developer's Guides.

Signed-off-by: Tom Zanussi &lt;tom.zanussi@intel.com&gt;
</content>
</entry>
<entry>
<title>fri2: Update xorg.conf per EMGD 1.14 user guide</title>
<updated>2012-09-29T00:53:36+00:00</updated>
<author>
<name>Darren Hart</name>
<email>dvhart@linux.intel.com</email>
</author>
<published>2012-09-28T22:33:27+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=669cf9164ac539711bc06006be798855f7a44c43'/>
<id>urn:sha1:669cf9164ac539711bc06006be798855f7a44c43</id>
<content type='text'>
Correct the port order to only list SDVOB and LVDS.

Update the Edid flags as appropriate. No EDID over LVDS. Enable built-in
and edid timings as well as DTDs for the SDVOB port.

Force 24-bit mode for LVDS port to work around an apparent bug with EMGD
in which the default 18-bit mode results in a dim display using the
secondary (LVDS) HDMI port (lower port).

Add backlight intensity and inverter frequency specifications for the
LVDS port per the note in the EMGD 1.14 User Guide (p 184) for E6xx
CPUs.

Signed-off-by: Darren Hart &lt;dvhart@linux.intel.com&gt;
</content>
</entry>
<entry>
<title>meta-fri2: new layer for Fish River Island II (E6XX/EG20T) systems</title>
<updated>2011-08-03T17:11:00+00:00</updated>
<author>
<name>Tom Zanussi</name>
<email>tom.zanussi@intel.com</email>
</author>
<published>2011-07-12T14:38:17+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=ea897ce72602c7b8f1f11aafe8baf6cbe5887c4c'/>
<id>urn:sha1:ea897ce72602c7b8f1f11aafe8baf6cbe5887c4c</id>
<content type='text'>
This layer provides support for E6XX + EG20T Intel systems.

Currently it supports only vesa graphics, which will be upgraded
shortly.

Signed-off-by: Tom Zanussi &lt;tom.zanussi@intel.com&gt;
</content>
</entry>
</feed>
