<feed xmlns='http://www.w3.org/2005/Atom'>
<title>linux/meta-intel.git/meta-fishriver, branch master</title>
<subtitle>[no description]</subtitle>
<id>https://git.enea.com/cgit/linux/meta-intel.git/atom?h=master</id>
<link rel='self' href='https://git.enea.com/cgit/linux/meta-intel.git/atom?h=master'/>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/'/>
<updated>2012-10-12T13:41:06+00:00</updated>
<entry>
<title>meta-fishriver: retire BSP</title>
<updated>2012-10-12T13:41:06+00:00</updated>
<author>
<name>Nitin A Kamble</name>
<email>nitin.a.kamble@intel.com</email>
</author>
<published>2012-10-09T18:54:35+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=f07eb379f9ab7afa816340d4523a505dbfe32fcb'/>
<id>urn:sha1:f07eb379f9ab7afa816340d4523a505dbfe32fcb</id>
<content type='text'>
This commit removes fishriver bsp from meta-intel layer.

  Fish-River-Island-2 hardware and BSP has made this
Fish-River-Island hardware and BSP obsolete.
  Also we discussed this on the Yocto Execution Tracking Meeting,
and to our knowledge no customer is using (cares about) this BSP now.

Signed-off-by: Nitin A Kamble &lt;nitin.a.kamble@intel.com&gt;
Signed-off-by: Tom Zanussi &lt;tom.zanussi@intel.com&gt;
</content>
</entry>
<entry>
<title>Fix use of PRINC in meta-intel BSPs</title>
<updated>2012-10-09T23:04:30+00:00</updated>
<author>
<name>Darren Hart</name>
<email>dvhart@linux.intel.com</email>
</author>
<published>2012-10-09T22:07:14+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=5d8a05811101f7d69994f4028ec620c4480f6da4'/>
<id>urn:sha1:5d8a05811101f7d69994f4028ec620c4480f6da4</id>
<content type='text'>
Replaces all uses of PRINC with the form:

PRINC := "${@int(PRINC) + N}"

Where N is the previously assigned value plus one to ensure a
monotonically increasing PRINC value.

Signed-off-by: Darren Hart &lt;dvhart@linux.intel.com&gt;
Acked-by: Tom Zanussi &lt;tom.zanussi@intel.com&gt;
CC: Saul Wold &lt;sgw@linux.intel.com&gt;
CC: Nitin Kamble &lt;nitin.a.kamble@intel.com&gt;
</content>
</entry>
<entry>
<title>fishriver: uprev v3.4 kernel commit ids</title>
<updated>2012-10-04T19:21:08+00:00</updated>
<author>
<name>Nitin A Kamble</name>
<email>nitin.a.kamble@intel.com</email>
</author>
<published>2012-10-02T17:14:09+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=54729e74b8a3e86a2dc945efdbfb35f186b55366'/>
<id>urn:sha1:54729e74b8a3e86a2dc945efdbfb35f186b55366</id>
<content type='text'>
Signed-off-by: Nitin A Kamble &lt;nitin.a.kamble@intel.com&gt;
Signed-off-by: Tom Zanussi &lt;tom.zanussi@intel.com&gt;
</content>
</entry>
<entry>
<title>meta-intel: use FILESEXTRAPATHS for xserver-xf86-config bbappends</title>
<updated>2012-10-02T16:30:47+00:00</updated>
<author>
<name>Tom Zanussi</name>
<email>tom.zanussi@intel.com</email>
</author>
<published>2012-09-29T05:05:08+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=50ac6e8785c167ea4aa4601fd690ef783151853d'/>
<id>urn:sha1:50ac6e8785c167ea4aa4601fd690ef783151853d</id>
<content type='text'>
The xserver-xf86-config .bbappends are still using FILESPATH - update
them to use FILESEXTRAPATHS as recommended by the Poky Reference
Manual and BSP Developer's Guides.

Signed-off-by: Tom Zanussi &lt;tom.zanussi@intel.com&gt;
</content>
</entry>
<entry>
<title>meta-intel: remove task-core-tools-profile.bbappend</title>
<updated>2012-09-04T14:40:25+00:00</updated>
<author>
<name>Tom Zanussi</name>
<email>tom.zanussi@intel.com</email>
</author>
<published>2012-09-04T14:40:25+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=6e74be58a9b03a774ab21ac72bca9b9d56a622d4'/>
<id>urn:sha1:6e74be58a9b03a774ab21ac72bca9b9d56a622d4</id>
<content type='text'>
The functionality previously added by these bbappends was already
handled in task-core-tools-profile.bb (now
packagegroup-core-tools-profile.bb), so remove these.

SYSTEMTAP = "systemtap"
SYSTEMTAP_mips = ""

LTTNGUST = "lttng-ust"
LTTNGUST_mips = ""

RDEPENDS_${PN} = "\
    ${PROFILETOOLS} \
    ${LTTNGUST} \
    ${SYSTEMTAP} \
    ${VALGRIND} \

Signed-off-by: Tom Zanussi &lt;tom.zanussi@intel.com&gt;
</content>
</entry>
<entry>
<title>fishriver: update kernel SRCREVs</title>
<updated>2012-07-10T20:52:16+00:00</updated>
<author>
<name>Tom Zanussi</name>
<email>tom.zanussi@intel.com</email>
</author>
<published>2012-07-10T20:52:16+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=999a625bd43554b07a6486bf34cda824d8a7a562'/>
<id>urn:sha1:999a625bd43554b07a6486bf34cda824d8a7a562</id>
<content type='text'>
To pick up most recent changes, including the matching kernel changes
for the perf-scripting/perf-tui features.

Signed-off-by: Tom Zanussi &lt;tom.zanussi@intel.com&gt;
</content>
</entry>
<entry>
<title>FishRiver: set v3.4 as the default kernel recipe version</title>
<updated>2012-07-09T18:49:51+00:00</updated>
<author>
<name>Nitin A Kamble</name>
<email>nitin.a.kamble@intel.com</email>
</author>
<published>2012-07-05T10:39:57+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=62b97450f3190965657d1c3b15bb7d1b313a9327'/>
<id>urn:sha1:62b97450f3190965657d1c3b15bb7d1b313a9327</id>
<content type='text'>
Signed-off-by: Nitin A Kamble &lt;nitin.a.kamble@intel.com&gt;
Signed-off-by: Tom Zanussi &lt;tom.zanussi@intel.com&gt;
</content>
</entry>
<entry>
<title>FishRiver: add recipe extention for linux-yocto_3.4</title>
<updated>2012-07-09T18:49:40+00:00</updated>
<author>
<name>Nitin A Kamble</name>
<email>nitin.a.kamble@intel.com</email>
</author>
<published>2012-06-20T16:52:00+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=7be9149279ee04ce146e7ef1ecb20ae727c80cc0'/>
<id>urn:sha1:7be9149279ee04ce146e7ef1ecb20ae727c80cc0</id>
<content type='text'>
Tested this on FishRiver hardware, and it works as expected.

Signed-off-by: Nitin A Kamble &lt;nitin.a.kamble@intel.com&gt;
Signed-off-by: Tom Zanussi &lt;tom.zanussi@intel.com&gt;
</content>
</entry>
<entry>
<title>meta-fishriver: remove linux-yocto-2.6.37 .bbappend</title>
<updated>2012-06-11T14:16:23+00:00</updated>
<author>
<name>Tom Zanussi</name>
<email>tom.zanussi@intel.com</email>
</author>
<published>2012-06-10T17:56:24+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=bba1eb6a63cf41f11dffb88f89aaa936a1363be0'/>
<id>urn:sha1:bba1eb6a63cf41f11dffb88f89aaa936a1363be0</id>
<content type='text'>
linux-yocto-2.6.37.bb was removed from oe-core, so remove the
corresponding .bbappend from meta-fishriver.

Signed-off-by: Tom Zanussi &lt;tom.zanussi@intel.com&gt;
</content>
</entry>
<entry>
<title>meta-intel: update some kernel SRCREVs</title>
<updated>2012-05-30T19:22:52+00:00</updated>
<author>
<name>Tom Zanussi</name>
<email>tom.zanussi@intel.com</email>
</author>
<published>2012-05-29T20:55:17+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=ceab55d2d68a15e76146f1a85d1dc0b108bb97c5'/>
<id>urn:sha1:ceab55d2d68a15e76146f1a85d1dc0b108bb97c5</id>
<content type='text'>
Update linux-yocto_3.2 kernel SRCREVS for crownbay, emenlow,
fishriver, jasperforest, sugarbay, and chiefriver.

Signed-off-by: Tom Zanussi &lt;tom.zanussi@intel.com&gt;
</content>
</entry>
</feed>
