<feed xmlns='http://www.w3.org/2005/Atom'>
<title>linux/meta-intel.git/meta-emenlow/conf, branch master</title>
<subtitle>[no description]</subtitle>
<id>https://git.enea.com/cgit/linux/meta-intel.git/atom?h=master</id>
<link rel='self' href='https://git.enea.com/cgit/linux/meta-intel.git/atom?h=master'/>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/'/>
<updated>2015-08-28T21:25:29+00:00</updated>
<entry>
<title>Remove older platform specific BSPs</title>
<updated>2015-08-28T21:25:29+00:00</updated>
<author>
<name>Saul Wold</name>
<email>sgw@linux.intel.com</email>
</author>
<published>2015-08-25T23:39:01+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=4172351baa285b83eb54d54368fe2f037c48159b'/>
<id>urn:sha1:4172351baa285b83eb54d54368fe2f037c48159b</id>
<content type='text'>
The intel-core* BSPs supercede these older BSPs therefore it's time
to remove these older platform specific bsps.

Bump LAYERVERSION to 3 to allow the Autobuilder to know that these
BSPs have been removed.

Signed-off-by: Saul Wold &lt;sgw@linux.intel.com&gt;
</content>
</entry>
<entry>
<title>Prefer linux-yocto 3.19 for all Intel common architecture BSPs</title>
<updated>2015-02-20T21:32:33+00:00</updated>
<author>
<name>Darren Hart</name>
<email>dvhart@linux.intel.com</email>
</author>
<published>2015-02-20T21:18:09+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=21dd5b97465e70b56c20710db32edb6042fc412b'/>
<id>urn:sha1:21dd5b97465e70b56c20710db32edb6042fc412b</id>
<content type='text'>
Update all the BSPs using the Intel common architecture that preferred
3.17 to prefer 3.19, now built by the intel-core* common BSPs.

Signed-off-by: Darren Hart &lt;dvhart@linux.intel.com&gt;
</content>
</entry>
<entry>
<title>emenlow-noemgd: Add intel-ucode to MACHINE_FEATURES</title>
<updated>2014-10-21T19:40:39+00:00</updated>
<author>
<name>Nitin A Kamble</name>
<email>nitin.a.kamble@intel.com</email>
</author>
<published>2014-09-17T20:46:04+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=0acec3ec4212c0ebf60a2dc216be261cc8407756'/>
<id>urn:sha1:0acec3ec4212c0ebf60a2dc216be261cc8407756</id>
<content type='text'>
Enable the Intel microcode feature for this BSP.

Signed-off-by: Nitin A Kamble &lt;nitin.a.kamble@intel.com&gt;
Acked-by: Darren Hart &lt;dvhart@linux.intel.com&gt;
Signed-off-by: Tom Zanussi &lt;tom.zanussi@linux.intel.com&gt;
</content>
</entry>
<entry>
<title>meta-emenlow: Use the v3.17 kernel by default for emenlow-noemgd</title>
<updated>2014-09-30T15:01:44+00:00</updated>
<author>
<name>Nitin A Kamble</name>
<email>nitin.a.kamble@intel.com</email>
</author>
<published>2014-09-23T18:10:44+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=e69a58bc00a666df0c37e2caaba97f1166816237'/>
<id>urn:sha1:e69a58bc00a666df0c37e2caaba97f1166816237</id>
<content type='text'>
The linux-yocto_3.17 recipe is available for this BSP.  Make it the
default kernel for this BSP.

Signed-off-by: Nitin A Kamble &lt;nitin.a.kamble@intel.com&gt;
Signed-off-by: Tom Zanussi &lt;tom.zanussi@linux.intel.com&gt;
</content>
</entry>
<entry>
<title>meta-emenlow: Use the common kernel for emenlow-noemgd</title>
<updated>2014-09-30T15:01:01+00:00</updated>
<author>
<name>Nitin A Kamble</name>
<email>nitin.a.kamble@intel.com</email>
</author>
<published>2014-09-18T15:49:42+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=c0f64c88cabcd37fb028e88671d3cd8557e5a7d4'/>
<id>urn:sha1:c0f64c88cabcd37fb028e88671d3cd8557e5a7d4</id>
<content type='text'>
Use the common kernel as now it supports the gma500 driver.

Signed-off-by: Nitin A Kamble &lt;nitin.a.kamble@intel.com&gt;
Signed-off-by: Tom Zanussi &lt;tom.zanussi@linux.intel.com&gt;
</content>
</entry>
<entry>
<title>Remove emenlow machine support</title>
<updated>2014-09-17T01:11:53+00:00</updated>
<author>
<name>Nitin A Kamble</name>
<email>nitin.a.kamble@intel.com</email>
</author>
<published>2014-09-04T22:03:22+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=db201e33a439bff71970edabc23659dccf5769fb'/>
<id>urn:sha1:db201e33a439bff71970edabc23659dccf5769fb</id>
<content type='text'>
The emenlow machine has been retired with this commit. This does not affect
the emenlow-noemgd machine and it is supported as usual.

Signed-off-by: Nitin A Kamble &lt;nitin.a.kamble@intel.com&gt;
Signed-off-by: Tom Zanussi &lt;tom.zanussi@linux.intel.com&gt;
</content>
</entry>
<entry>
<title>meta-intel BSPs: include meta-intel.inc</title>
<updated>2014-09-04T13:44:26+00:00</updated>
<author>
<name>Nitin A Kamble</name>
<email>nitin.a.kamble@intel.com</email>
</author>
<published>2014-06-18T19:00:59+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=a32802715354303eb06503039518555f7aa21535'/>
<id>urn:sha1:a32802715354303eb06503039518555f7aa21535</id>
<content type='text'>
To get common intel BSP configurations such as user land microcode loading
support, each Intel BSP configuration needs to include the meta-intel.inc
file. With the exception of few, many of the meta-intel BSP configuration
files already include the meta-intel.inc file. With this commit now, all
the remaining BSPs from the meta-intel layer also include the meta-intel.inc
file.

  The Intel platforms BSPs hosted outside of the meta-intel layer, such as
minnow, need to include the meta-intel.inc file to get the common features
from the meta-intel layer.

Signed-off-by: Nitin A Kamble &lt;nitin.a.kamble@intel.com&gt;
Reviewed-by: Darren Hart &lt;dvhart@linux.intel.com&gt;
Signed-off-by: Tom Zanussi &lt;tom.zanussi@linux.intel.com&gt;
</content>
</entry>
<entry>
<title>emenlow-noemgd: change the default kernel to v3.14</title>
<updated>2014-04-04T13:59:01+00:00</updated>
<author>
<name>Nitin A Kamble</name>
<email>nitin.a.kamble@intel.com</email>
</author>
<published>2014-04-02T00:37:11+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=640a801cc4eeb28a17726b30ffffddf133474a70'/>
<id>urn:sha1:640a801cc4eeb28a17726b30ffffddf133474a70</id>
<content type='text'>
Use the latest linux-yocto kernel for the emenlow-noemgd BSP.

Signed-off-by: Nitin A Kamble &lt;nitin.a.kamble@intel.com&gt;
</content>
</entry>
<entry>
<title>emenlow: Move reboot quirk to MACHINE config from linux-yocto</title>
<updated>2014-02-03T19:35:38+00:00</updated>
<author>
<name>Darren Hart</name>
<email>dvhart@linux.intel.com</email>
</author>
<published>2014-02-03T19:35:38+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=becb74a76ee9784e025d4b2ee9e79987780c2a16'/>
<id>urn:sha1:becb74a76ee9784e025d4b2ee9e79987780c2a16</id>
<content type='text'>
Move the "reboot=pci" quirk from the linux-yocto BSP definition to the
machine config APPEND line. This pushes config space stuff up into the
meta-intel machine definition where it is more accessible and allows for
consolidation in the linux-yocto level.

Signed-off-by: Darren Hart &lt;dvhart@linux.intel.com&gt;
Cc: Nitin Kamble &lt;nitin.a.kamble@intel.com&gt;
</content>
</entry>
<entry>
<title>emenlow: Use core2-32 tuning</title>
<updated>2014-01-28T00:56:14+00:00</updated>
<author>
<name>Darren Hart</name>
<email>dvhart@linux.intel.com</email>
</author>
<published>2014-01-22T05:06:30+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=20915c9d4818ce322ae53fb70c7a2f9d5d746038'/>
<id>urn:sha1:20915c9d4818ce322ae53fb70c7a2f9d5d746038</id>
<content type='text'>
The Z5xx Atom CPUs are supported by the core2 tune file.
Update the XSERVER_* variables to use the new naming.

Signed-off-by: Darren Hart &lt;dvhart@linux.intel.com&gt;
Cc: Nitin A Kamble &lt;nitin.a.kamble@intel.com&gt;
</content>
</entry>
</feed>
