<feed xmlns='http://www.w3.org/2005/Atom'>
<title>linux/meta-intel.git/meta-emenlow/conf, branch 1.1_M2</title>
<subtitle>[no description]</subtitle>
<id>https://git.enea.com/cgit/linux/meta-intel.git/atom?h=1.1_M2</id>
<link rel='self' href='https://git.enea.com/cgit/linux/meta-intel.git/atom?h=1.1_M2'/>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/'/>
<updated>2011-06-15T03:05:57+00:00</updated>
<entry>
<title>meta-intel/linux-yocto: update to match the renamed linux-yocto recipes</title>
<updated>2011-06-15T03:05:57+00:00</updated>
<author>
<name>Bruce Ashfield</name>
<email>bruce.ashfield@windriver.com</email>
</author>
<published>2011-06-14T20:47:20+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=d207c9531effb40d75d4552f589cad60bf8a84e2'/>
<id>urn:sha1:d207c9531effb40d75d4552f589cad60bf8a84e2</id>
<content type='text'>
The linux-yocto recipes have been renamed to include explicit
version numbers. The meta-intel bbappends must be updated to
follow the new naming convention.

As a consequence of the recipe renames any SRCREV specificiations
that were part of a machine.conf have been moved to the corresponding
bbappend file. This allows the 2.6.34 and 2.6.37 SRCREVs to co-exist.

Signed-off-by: Bruce Ashfield &lt;bruce.ashfield@windriver.com&gt;

Minor whitespace cleanup.
Remove inadvertant? linux-libc-headers provider change.

Signed-off-by: Darren Hart &lt;dvhart@linux.intel.com&gt;
</content>
</entry>
<entry>
<title>meta-intel: update kernel SRCREVs</title>
<updated>2011-06-06T21:13:01+00:00</updated>
<author>
<name>Tom Zanussi</name>
<email>tom.zanussi@intel.com</email>
</author>
<published>2011-06-06T21:13:01+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=01d1a545477cbc1b2a1da5b66edb52fd9e783206'/>
<id>urn:sha1:01d1a545477cbc1b2a1da5b66edb52fd9e783206</id>
<content type='text'>
Fixes for extra page compile error (commit bec3f1e8c075) now pulled in
to these branches.

Signed-off-by: Tom Zanussi &lt;tom.zanussi@intel.com&gt;
</content>
</entry>
<entry>
<title>meta-intel: update kernel SRCREVs</title>
<updated>2011-06-05T04:50:15+00:00</updated>
<author>
<name>Tom Zanussi</name>
<email>tom.zanussi@intel.com</email>
</author>
<published>2011-06-05T04:50:15+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=78fac0ca691c5adc37533edfc3542808af8a0e56'/>
<id>urn:sha1:78fac0ca691c5adc37533edfc3542808af8a0e56</id>
<content type='text'>
To avoid extra page compile error until commit bec3f1e8c075 can be
pulled in to these branches.

Signed-off-by: Tom Zanussi &lt;tom.zanussi@intel.com&gt;
</content>
</entry>
<entry>
<title>meta-intel: update kernel SRCREVs</title>
<updated>2011-06-03T17:05:56+00:00</updated>
<author>
<name>Tom Zanussi</name>
<email>tom.zanussi@intel.com</email>
</author>
<published>2011-06-03T17:05:56+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=ad6ac8a55a58b1c8f2cd7cc3591c744a905c1340'/>
<id>urn:sha1:ad6ac8a55a58b1c8f2cd7cc3591c744a905c1340</id>
<content type='text'>
For crownbay, crownbay-noemgd, emenlow, fishriver, jasperforest, and
sugarbay.

Signed-off-by: Tom Zanussi &lt;tom.zanussi@intel.com&gt;
</content>
</entry>
<entry>
<title>meta-emenlow: update SRCREVs</title>
<updated>2011-05-18T14:21:59+00:00</updated>
<author>
<name>Tom Zanussi</name>
<email>tom.zanussi@intel.com</email>
</author>
<published>2011-05-18T14:21:59+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=4b7c0dcebef9720b2d103d687283a751c8b392fc'/>
<id>urn:sha1:4b7c0dcebef9720b2d103d687283a751c8b392fc</id>
<content type='text'>
Signed-off-by: Tom Zanussi &lt;tom.zanussi@intel.com&gt;
</content>
</entry>
<entry>
<title>conf/machine: Drop unused GUI_MACHINE_CLASS variables</title>
<updated>2011-05-10T15:26:57+00:00</updated>
<author>
<name>Richard  Purdie</name>
<email>rpurdie@linux.intel.com</email>
</author>
<published>2011-05-10T15:26:57+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=5790768e770e5a86bab2f77bb399b17d60404a42'/>
<id>urn:sha1:5790768e770e5a86bab2f77bb399b17d60404a42</id>
<content type='text'>
Signed-off-by: Richard  Purdie &lt;rpurdie@linux.intel.com&gt;
</content>
</entry>
<entry>
<title>meta-intel: use default rootfs size for BSPS</title>
<updated>2011-05-03T14:28:49+00:00</updated>
<author>
<name>Tom Zanussi</name>
<email>tom.zanussi@intel.com</email>
</author>
<published>2011-05-02T19:55:11+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=da12d93530bb6efba0c5f7bc5ee79e83eff80da1'/>
<id>urn:sha1:da12d93530bb6efba0c5f7bc5ee79e83eff80da1</id>
<content type='text'>
The default rootfs size if left unspecified is the actual rootfs size
+ 20%.  There doesn't seem to be a reason to make the default for
these BSPs anything different, so remove the IMAGE_ROOTFS_SIZE
overrides.

Signed-off-by: Tom Zanussi &lt;tom.zanussi@intel.com&gt;
</content>
</entry>
<entry>
<title>emenlow: update kernel SRCREVs</title>
<updated>2011-03-21T20:57:20+00:00</updated>
<author>
<name>Tom Zanussi</name>
<email>tom.zanussi@intel.com</email>
</author>
<published>2011-03-21T20:57:20+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=4e208833a999c5585043c12cc21fc481f462c236'/>
<id>urn:sha1:4e208833a999c5585043c12cc21fc481f462c236</id>
<content type='text'>
To update to latest and get past perf compile failure.

Signed-off-by: Tom Zanussi &lt;tom.zanussi@intel.com&gt;
</content>
</entry>
<entry>
<title>emenlow.conf: no need to set PACKAGE_EXTRA_ARCHS</title>
<updated>2011-03-18T16:57:37+00:00</updated>
<author>
<name>Joshua Lock</name>
<email>josh@linux.intel.com</email>
</author>
<published>2011-03-18T13:43:42+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=837edd3c95e816a775b65aa819149fe682e041d2'/>
<id>urn:sha1:837edd3c95e816a775b65aa819149fe682e041d2</id>
<content type='text'>
x86 and core2 are added to this variable by the tune-atom.inc file

Signed-off-by: Joshua Lock &lt;josh@linux.intel.com&gt;
Signed-off-by: Darren Hart &lt;dvhart@linux.intel.com&gt;
</content>
</entry>
<entry>
<title>emenlow.conf: Change PACKAGE_EXTRA_ARCHS and BASE_PACKAGE_ARCH to core2</title>
<updated>2011-02-25T17:07:49+00:00</updated>
<author>
<name>Saul Wold</name>
<email>sgw@linux.intel.com</email>
</author>
<published>2011-02-25T17:07:49+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=72041c637930a3098cd211b72c8e1979db559108'/>
<id>urn:sha1:72041c637930a3098cd211b72c8e1979db559108</id>
<content type='text'>
    After machine specific sysroot is implemented, emenlow and atom-pc
    could build together as one architecture. Thus change emenlow
    architecture back to core2.

    Signed-off-by: Dongxiao Xu &lt;dongxiao.xu@intel.com&gt;

Signed-off-by: Saul Wold &lt;sgw@linux.intel.com&gt;
</content>
</entry>
</feed>
