<feed xmlns='http://www.w3.org/2005/Atom'>
<title>linux/meta-intel.git/meta-crownbay/conf, branch master</title>
<subtitle>[no description]</subtitle>
<id>https://git.enea.com/cgit/linux/meta-intel.git/atom?h=master</id>
<link rel='self' href='https://git.enea.com/cgit/linux/meta-intel.git/atom?h=master'/>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/'/>
<updated>2015-08-28T21:25:29+00:00</updated>
<entry>
<title>Remove older platform specific BSPs</title>
<updated>2015-08-28T21:25:29+00:00</updated>
<author>
<name>Saul Wold</name>
<email>sgw@linux.intel.com</email>
</author>
<published>2015-08-25T23:39:01+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=4172351baa285b83eb54d54368fe2f037c48159b'/>
<id>urn:sha1:4172351baa285b83eb54d54368fe2f037c48159b</id>
<content type='text'>
The intel-core* BSPs supercede these older BSPs therefore it's time
to remove these older platform specific bsps.

Bump LAYERVERSION to 3 to allow the Autobuilder to know that these
BSPs have been removed.

Signed-off-by: Saul Wold &lt;sgw@linux.intel.com&gt;
</content>
</entry>
<entry>
<title>Prefer linux-yocto 3.19 for all Intel common architecture BSPs</title>
<updated>2015-02-20T21:32:33+00:00</updated>
<author>
<name>Darren Hart</name>
<email>dvhart@linux.intel.com</email>
</author>
<published>2015-02-20T21:18:09+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=21dd5b97465e70b56c20710db32edb6042fc412b'/>
<id>urn:sha1:21dd5b97465e70b56c20710db32edb6042fc412b</id>
<content type='text'>
Update all the BSPs using the Intel common architecture that preferred
3.17 to prefer 3.19, now built by the intel-core* common BSPs.

Signed-off-by: Darren Hart &lt;dvhart@linux.intel.com&gt;
</content>
</entry>
<entry>
<title>crownbay-noemgd: Add intel-ucode to MACHINE_FEATURES</title>
<updated>2014-10-21T19:40:20+00:00</updated>
<author>
<name>Nitin A Kamble</name>
<email>nitin.a.kamble@intel.com</email>
</author>
<published>2014-09-17T20:44:55+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=fe1f149d5e919c732dc6ccdc37826f04f50fbd65'/>
<id>urn:sha1:fe1f149d5e919c732dc6ccdc37826f04f50fbd65</id>
<content type='text'>
Enable the Intel microcode feature for this BSP.

Signed-off-by: Nitin A Kamble &lt;nitin.a.kamble@intel.com&gt;
Acked-by: Darren Hart &lt;dvhart@linux.intel.com&gt;
Signed-off-by: Tom Zanussi &lt;tom.zanussi@linux.intel.com&gt;
</content>
</entry>
<entry>
<title>meta-crownbay: Use the v3.17 kernel by default for crownbay-noemgd</title>
<updated>2014-09-30T15:01:03+00:00</updated>
<author>
<name>Nitin A Kamble</name>
<email>nitin.a.kamble@intel.com</email>
</author>
<published>2014-09-23T18:10:10+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=2b3f72202a26ec8fae76bb1929ca3f7438873ad0'/>
<id>urn:sha1:2b3f72202a26ec8fae76bb1929ca3f7438873ad0</id>
<content type='text'>
The linux-yocto_3.17 recipe is available for this BSP.  Make it the
default kernel for this BSP.

Signed-off-by: Nitin A Kamble &lt;nitin.a.kamble@intel.com&gt;
Signed-off-by: Tom Zanussi &lt;tom.zanussi@linux.intel.com&gt;
</content>
</entry>
<entry>
<title>Remove crownbay machine support</title>
<updated>2014-09-17T01:12:01+00:00</updated>
<author>
<name>Nitin A Kamble</name>
<email>nitin.a.kamble@intel.com</email>
</author>
<published>2014-09-04T22:21:33+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=5f67993caf7eb3423c965259fedaa91e0734cdd0'/>
<id>urn:sha1:5f67993caf7eb3423c965259fedaa91e0734cdd0</id>
<content type='text'>
The crownbay machine has been retired with this commit. This does not affect
the crownbay-noemgd machine and it is supported as usual.

Signed-off-by: Nitin A Kamble &lt;nitin.a.kamble@intel.com&gt;
Signed-off-by: Tom Zanussi &lt;tom.zanussi@linux.intel.com&gt;
</content>
</entry>
<entry>
<title>meta-intel BSPs: include meta-intel.inc</title>
<updated>2014-09-04T13:44:26+00:00</updated>
<author>
<name>Nitin A Kamble</name>
<email>nitin.a.kamble@intel.com</email>
</author>
<published>2014-06-18T19:00:59+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=a32802715354303eb06503039518555f7aa21535'/>
<id>urn:sha1:a32802715354303eb06503039518555f7aa21535</id>
<content type='text'>
To get common intel BSP configurations such as user land microcode loading
support, each Intel BSP configuration needs to include the meta-intel.inc
file. With the exception of few, many of the meta-intel BSP configuration
files already include the meta-intel.inc file. With this commit now, all
the remaining BSPs from the meta-intel layer also include the meta-intel.inc
file.

  The Intel platforms BSPs hosted outside of the meta-intel layer, such as
minnow, need to include the meta-intel.inc file to get the common features
from the meta-intel layer.

Signed-off-by: Nitin A Kamble &lt;nitin.a.kamble@intel.com&gt;
Reviewed-by: Darren Hart &lt;dvhart@linux.intel.com&gt;
Signed-off-by: Tom Zanussi &lt;tom.zanussi@linux.intel.com&gt;
</content>
</entry>
<entry>
<title>crownbay-noemgd: Use the common v3.14 kernel</title>
<updated>2014-05-15T12:55:07+00:00</updated>
<author>
<name>Nitin A Kamble</name>
<email>nitin.a.kamble@intel.com</email>
</author>
<published>2014-05-14T01:26:41+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=577764dac33e779a07e7cfe1c0eba652be64ee31'/>
<id>urn:sha1:577764dac33e779a07e7cfe1c0eba652be64ee31</id>
<content type='text'>
This gets rid of the BSP specific kernel recipe for the
crownbay-noemgd BSP.

Signed-off-by: Nitin A Kamble &lt;nitin.a.kamble@intel.com&gt;
Signed-off-by: Tom Zanussi &lt;tom.zanussi@intel.com&gt;
</content>
</entry>
<entry>
<title>crownbay-noemgd: change the default kernel to v3.14</title>
<updated>2014-04-04T13:58:53+00:00</updated>
<author>
<name>Nitin A Kamble</name>
<email>nitin.a.kamble@intel.com</email>
</author>
<published>2014-04-02T00:35:44+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=548692b1cacd3f399db7a8eecf33d476659f92d3'/>
<id>urn:sha1:548692b1cacd3f399db7a8eecf33d476659f92d3</id>
<content type='text'>
Use the latest linux-yocto kernel for the crownbay-noemgd BSP.

Signed-off-by: Nitin A Kamble &lt;nitin.a.kamble@intel.com&gt;
</content>
</entry>
<entry>
<title>crownbay: Use core2-32 tuning</title>
<updated>2014-01-28T00:56:13+00:00</updated>
<author>
<name>Darren Hart</name>
<email>dvhart@linux.intel.com</email>
</author>
<published>2014-01-22T04:56:50+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=584176c58868fcf821ed78ed142054afd02fd817'/>
<id>urn:sha1:584176c58868fcf821ed78ed142054afd02fd817</id>
<content type='text'>
The E6xx (Tunnel Creek) Atom CPUs are supported by the core2 tune file.
Update the XSERVER_* variables to use the new naming.

Signed-off-by: Darren Hart &lt;dvhart@linux.intel.com&gt;
Cc: Nitin A Kamble &lt;nitin.a.kamble@intel.com&gt;
</content>
</entry>
<entry>
<title>crownbay: Remove mesa PREFERRED_VERSION</title>
<updated>2013-11-15T00:12:53+00:00</updated>
<author>
<name>Tom Zanussi</name>
<email>tom.zanussi@intel.com</email>
</author>
<published>2013-11-14T21:25:39+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=3b26dd333ee59c5c00b946abbf7432216ac6767f'/>
<id>urn:sha1:3b26dd333ee59c5c00b946abbf7432216ac6767f</id>
<content type='text'>
From Ross: "There's only one version of Mesa in oe-core *and* mesa
isn't used by these BSPs anymore (they use mesa-gl)."

So remove the preferred version and get rid of warnings such as below:

  NOTE: preferred version 9.1.6 of mesa not available (for item virtual/libgl)
  NOTE: versions of mesa available: 2:9.2.2 2:9.2.2+gitAUTOINC+8f0742051e

Signed-off-by: Tom Zanussi &lt;tom.zanussi@intel.com&gt;
</content>
</entry>
</feed>
