<feed xmlns='http://www.w3.org/2005/Atom'>
<title>linux/meta-intel.git/meta-chiefriver/recipes-bsp, branch master</title>
<subtitle>[no description]</subtitle>
<id>https://git.enea.com/cgit/linux/meta-intel.git/atom?h=master</id>
<link rel='self' href='https://git.enea.com/cgit/linux/meta-intel.git/atom?h=master'/>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/'/>
<updated>2014-03-27T03:41:49+00:00</updated>
<entry>
<title>Remove chiefriver, sys940x &amp; n450 BSPs</title>
<updated>2014-03-27T03:41:49+00:00</updated>
<author>
<name>Nitin A Kamble</name>
<email>nitin.a.kamble@intel.com</email>
</author>
<published>2014-03-12T19:12:32+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=8d79fb4e0cec07fe05ca440578414eaa6be80a3a'/>
<id>urn:sha1:8d79fb4e0cec07fe05ca440578414eaa6be80a3a</id>
<content type='text'>
Configuration for the chiefriver, sys940x, sys940x-noemgd, n450 BSPs are
deleted. The consolidated BSPs viz intel-corei7-64 and intel-core2-32
support these boards.

As part of the usual retirement process, a heads-up email was sent to the
meta-intel mailing list requesting any feedback regarding retirement of
these BSPs. The community did not had any concerning feedback to
reconsider the retirement decision.

The MAINTAINERS file and the layer version of the meta-intel layer are
updated to reflect removal of the BSPs.

Signed-off-by: Nitin A Kamble &lt;nitin.a.kamble@intel.com&gt;
CC: Darren Hart &lt;dvhart@linux.intel.com&gt;
Reviewed-by: Darren Hart &lt;dvhart@linux.intel.com&gt;
</content>
</entry>
<entry>
<title>meta-intel: Drop PRINC usage</title>
<updated>2013-06-24T13:55:59+00:00</updated>
<author>
<name>Richard Purdie</name>
<email>richard.purdie@linuxfoundation.org</email>
</author>
<published>2013-06-24T13:45:01+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=c5a0c81e49e74fc5ddccb43dd8d3d89312389c44'/>
<id>urn:sha1:c5a0c81e49e74fc5ddccb43dd8d3d89312389c44</id>
<content type='text'>
With the switch to the PR server we don't need to use PRINC. This
patch matches a change to OE-Core to bump the PR values of the appropriate
core recipes so PR values don't go backwards.

Signed-off-by: Richard Purdie &lt;richard.purdie@linuxfoundation.org&gt;
</content>
</entry>
<entry>
<title>Fix use of PRINC in meta-intel BSPs</title>
<updated>2012-10-09T23:04:30+00:00</updated>
<author>
<name>Darren Hart</name>
<email>dvhart@linux.intel.com</email>
</author>
<published>2012-10-09T22:07:14+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=5d8a05811101f7d69994f4028ec620c4480f6da4'/>
<id>urn:sha1:5d8a05811101f7d69994f4028ec620c4480f6da4</id>
<content type='text'>
Replaces all uses of PRINC with the form:

PRINC := "${@int(PRINC) + N}"

Where N is the previously assigned value plus one to ensure a
monotonically increasing PRINC value.

Signed-off-by: Darren Hart &lt;dvhart@linux.intel.com&gt;
Acked-by: Tom Zanussi &lt;tom.zanussi@intel.com&gt;
CC: Saul Wold &lt;sgw@linux.intel.com&gt;
CC: Nitin Kamble &lt;nitin.a.kamble@intel.com&gt;
</content>
</entry>
<entry>
<title>meta-chiefriver: new layer for Chief River (Ivy Bridge/Panther Point) systems</title>
<updated>2012-05-30T19:22:51+00:00</updated>
<author>
<name>Tom Zanussi</name>
<email>tom.zanussi@intel.com</email>
</author>
<published>2012-05-18T03:17:42+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=37dee2e3ea78746be32057074ead9f9de5124670'/>
<id>urn:sha1:37dee2e3ea78746be32057074ead9f9de5124670</id>
<content type='text'>
This layer provides support for Ivy Bridge + Panther Point Intel systems.

Signed-off-by: Tom Zanussi &lt;tom.zanussi@intel.com&gt;
</content>
</entry>
</feed>
