<feed xmlns='http://www.w3.org/2005/Atom'>
<title>linux/meta-intel.git/lib/oeqa, branch master</title>
<subtitle>[no description]</subtitle>
<id>https://git.enea.com/cgit/linux/meta-intel.git/atom?h=master</id>
<link rel='self' href='https://git.enea.com/cgit/linux/meta-intel.git/atom?h=master'/>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/'/>
<updated>2026-05-12T15:28:51+00:00</updated>
<entry>
<title>libipt: drop pttc nasm patch and runtime QA case</title>
<updated>2026-05-12T15:28:51+00:00</updated>
<author>
<name>Yogesh Tyagi</name>
<email>yogesh.tyagi@intel.com</email>
</author>
<published>2026-05-12T15:14:43+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=2a8d44bf7b9faca3935b851107c70754e1cdcae3'/>
<id>urn:sha1:2a8d44bf7b9faca3935b851107c70754e1cdcae3</id>
<content type='text'>
The 0001-pttc-use-nasm-instead-of-yasm.patch local patch reworked
upstream pttc to invoke nasm in place of the unmaintained yasm
assembler. The patch was submitted upstream
(https://github.com/intel/libipt/pull/120) but has not been merged,
and carrying it locally is the only reason meta-intel needs to
diverge from a pristine stable/v2.2 checkout. Drop the patch and
let pttc fall back to upstream's stock yasm-based behaviour.

This matches what Fedora/RHEL already does for the libipt package:
ship libipt without yasm support and let libipt's own CMake skip
the yasm-driven ptt tests automatically when yasm isn't available.
Native nasm support in pttc remains a future upstream enhancement;
when it lands we can revisit and re-add a runtime case that
exercises pttc end-to-end against nasm.

The libipt runtime test (lib/oeqa/runtime/cases/libipt.py) gated
on the 'nasm' package and ran pttc on the shipped sample .ptt
files. With the patch removed pttc invokes yasm at runtime, so the
test would fail on every DUT (yasm is not pulled in as an RDEPENDS
anywhere in meta-intel). The test exercised pttc/ptdump end-to-end,
not the libipt library itself, and library coverage is provided
indirectly by anything that links against libipt2; the runtime case
has no remaining utility once the assembler-substitution patch is
gone.

No change to the recipe's PACKAGES, FILES, or EXTRA_OECMAKE: the
libipt-test sub-package still ships pttc, ptdump, ptseg and the
.ptt sample sources under ${bindir}/libipt for any user that
installs yasm out-of-band and wants to drive pttc manually. This
matches the Fedora libipt RPM behaviour.

Signed-off-by: Yogesh Tyagi &lt;yogesh.tyagi@intel.com&gt;
</content>
</entry>
<entry>
<title>intel-vaapi-driver: drop archived i965 VA-API backend</title>
<updated>2026-05-12T15:12:44+00:00</updated>
<author>
<name>Yogesh Tyagi</name>
<email>yogesh.tyagi@intel.com</email>
</author>
<published>2026-05-12T14:20:50+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=447287c57ef405c37271178b26db7750c6bdaf1c'/>
<id>urn:sha1:447287c57ef405c37271178b26db7750c6bdaf1c</id>
<content type='text'>
Upstream https://github.com/intel/intel-vaapi-driver was archived
in May 2024 and no longer receives fixes. The i965 driver targeted
Gen4-Gen9 Intel GPUs and has been functionally superseded on
Gen8+ hardware by intel-media-driver (iHD), which is already the
VA-API backend used by every meta-intel BSP machine that ships
modern graphics.

Remove the recipe, its runtime test case, the maintainer entry,
and the only in-tree consumer (intel-core2-32's MACHINE_HWCODECS,
which now keeps just the gstreamer1.0-plugins-bad codec set since
no maintained VA-API backend supports that legacy 32-bit Core 2
hardware anyway).

Recipes / files removed:

  * recipes-multimedia/libva/intel-vaapi-driver_2.4.1.bb
  * lib/oeqa/runtime/cases/intel_vaapi_driver.py

Other changes:

  * conf/machine/intel-core2-32.conf: drop intel-vaapi-driver from
    MACHINE_HWCODECS
  * conf/include/maintainers.inc: drop pn-intel-vaapi-driver entry

Signed-off-by: Yogesh Tyagi &lt;yogesh.tyagi@intel.com&gt;
</content>
</entry>
<entry>
<title>conf/machine, oeqa: replace gstreamer1.0-vaapi with gst-plugins-bad</title>
<updated>2026-03-17T16:13:56+00:00</updated>
<author>
<name>Yogesh Tyagi</name>
<email>yogesh.tyagi@intel.com</email>
</author>
<published>2026-03-17T16:13:56+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=19a5f7562a76238e4992542b7d42476856b8aa66'/>
<id>urn:sha1:19a5f7562a76238e4992542b7d42476856b8aa66</id>
<content type='text'>
gstreamer1.0-vaapi has been removed from openembedded-core in favor
of the va plugin in gst-plugins-bad and is no longer available.

This updates all Intel machine configurations to use gstreamer1.0-plugins-bad
instead of the obsolete gstreamer1.0-vaapi package in MACHINE_HWCODECS.
The VA-API functionality is now provided by the va plugin within
gst-plugins-bad, which contains the same VA-API GStreamer elements
(vah264dec, vah265dec, vapostproc, etc.).

Also updates the runtime test case to check for gstreamer1.0-plugins-bad
instead of gstreamer1.0-vaapi.

Affected machines:
  - intel-core2-32
  - intel-corei7-64
  - intel-skylake-64

Reference: openembedded-core commit 9e2d2a5b0c9e062f13651093bb1e459f210618e6
           (gstreamer1.0-vaapi: remove recipe)
Signed-off-by: Yogesh Tyagi &lt;yogesh.tyagi@intel.com&gt;
</content>
</entry>
<entry>
<title>oeqa : drop libxcam test script</title>
<updated>2026-03-03T13:39:46+00:00</updated>
<author>
<name>Yogesh Tyagi</name>
<email>yogesh.tyagi@intel.com</email>
</author>
<published>2026-03-03T13:39:46+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=ea36e10468ac23868a6e065c877dc761982238bb'/>
<id>urn:sha1:ea36e10468ac23868a6e065c877dc761982238bb</id>
<content type='text'>
libxcam recipe was already dropped.

Signed-off-by: Yogesh Tyagi &lt;yogesh.tyagi@intel.com&gt;
</content>
</entry>
<entry>
<title>oeqa/runtime/cases/libipt.py : replace yasm dependency with nasm</title>
<updated>2026-01-01T14:22:41+00:00</updated>
<author>
<name>Yogesh Tyagi</name>
<email>yogesh.tyagi@intel.com</email>
</author>
<published>2025-12-31T13:32:20+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=e2303520e78969f3bf3dd796bf3b885ea64c20aa'/>
<id>urn:sha1:e2303520e78969f3bf3dd796bf3b885ea64c20aa</id>
<content type='text'>
yasm has been removed from yocto base layer[1]

[1] https://git.openembedded.org/openembedded-core/commit/?id=b7f3f7ecfdf26129c5df2d3ee14e73c4633ea5a3

Signed-off-by: Yogesh Tyagi &lt;yogesh.tyagi@intel.com&gt;
</content>
</entry>
<entry>
<title>openvino-inference-engine : Remove openvino related recipes and tests</title>
<updated>2024-07-12T08:40:57+00:00</updated>
<author>
<name>Yogesh Tyagi</name>
<email>yogesh.tyagi@intel.com</email>
</author>
<published>2024-06-27T06:44:27+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=e97386254712047f27f5554da6470fe3fb65d07a'/>
<id>urn:sha1:e97386254712047f27f5554da6470fe3fb65d07a</id>
<content type='text'>
* Remove all openvino related recipes, tests and other data from meta-intel
  layer as a new layer (meta-oepnvino) specific to openvino has been created.

* Update openvino documentation

meta-openvino layer URL:
https://github.com/intel/meta-openvino

Signed-off-by: Yogesh Tyagi &lt;yogesh.tyagi@intel.com&gt;
Signed-off-by: Anuj Mittal &lt;anuj.mittal@intel.com&gt;
</content>
</entry>
<entry>
<title>recipes: remove secureboot selftest and images</title>
<updated>2024-05-30T02:27:20+00:00</updated>
<author>
<name>Anuj Mittal</name>
<email>anuj.mittal@intel.com</email>
</author>
<published>2024-05-28T03:51:26+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=f222ac31c595c2c85e2b3de7ecd22fac5e02cc3c'/>
<id>urn:sha1:f222ac31c595c2c85e2b3de7ecd22fac5e02cc3c</id>
<content type='text'>
This no longer works and is not maintained and tested.

Signed-off-by: Anuj Mittal &lt;anuj.mittal@intel.com&gt;
</content>
</entry>
<entry>
<title>Add oeqa parselog ignores</title>
<updated>2024-01-08T02:19:07+00:00</updated>
<author>
<name>Ross Burton</name>
<email>ross.burton@arm.com</email>
</author>
<published>2023-12-12T14:32:00+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=2d8d97f295df21e1654e77b7c396ca6522392f39'/>
<id>urn:sha1:2d8d97f295df21e1654e77b7c396ca6522392f39</id>
<content type='text'>
As of oe-core 97dacf, the parselogs oeqa runtime test now loads ignores
from files on disk, instead of hardcoding them.

This will likely cause meta-intel to fail because the meta-intel-specific
ignores have been removed from oe-core.  This patch adds them back to
meta-intel.

Signed-off-by: Ross Burton &lt;ross.burton@arm.com&gt;
Signed-off-by: Anuj Mittal &lt;anuj.mittal@intel.com&gt;
</content>
</entry>
<entry>
<title>jhi: remove recipe and test</title>
<updated>2023-03-15T02:46:28+00:00</updated>
<author>
<name>Anuj Mittal</name>
<email>anuj.mittal@intel.com</email>
</author>
<published>2023-03-14T03:24:51+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=48e5fcbf52fa33a12d12d97a045d48ae76e83ded'/>
<id>urn:sha1:48e5fcbf52fa33a12d12d97a045d48ae76e83ded</id>
<content type='text'>
This project is no longer maintained.

Signed-off-by: Anuj Mittal &lt;anuj.mittal@intel.com&gt;
</content>
</entry>
<entry>
<title>microcode.py: updated test to read microcode for exact signature</title>
<updated>2021-02-17T06:43:43+00:00</updated>
<author>
<name>sangeeta jain</name>
<email>sangeeta.jain@intel.com</email>
</author>
<published>2021-02-17T00:34:36+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=34119f3f411a4b1d83953420feb238bc2d07a368'/>
<id>urn:sha1:34119f3f411a4b1d83953420feb238bc2d07a368</id>
<content type='text'>
Updated testcase to read microcode versions applied for exact signature
for CPU and for any microcode versions that are updated already. This change
will cover scenario when there is no microcode being early loaded by OS.

Signed-off-by: sangeeta jain &lt;sangeeta.jain@intel.com&gt;
Signed-off-by: Anuj Mittal &lt;anuj.mittal@intel.com&gt;
</content>
</entry>
</feed>
