<feed xmlns='http://www.w3.org/2005/Atom'>
<title>linux/meta-intel.git/conf, branch mickledore</title>
<subtitle>[no description]</subtitle>
<id>https://git.enea.com/cgit/linux/meta-intel.git/atom?h=mickledore</id>
<link rel='self' href='https://git.enea.com/cgit/linux/meta-intel.git/atom?h=mickledore'/>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/'/>
<updated>2023-10-10T04:14:04+00:00</updated>
<entry>
<title>meta-intel.inc: use the correct version of opencl-clang</title>
<updated>2023-10-10T04:14:04+00:00</updated>
<author>
<name>Anuj Mittal</name>
<email>anuj.mittal@intel.com</email>
</author>
<published>2023-10-10T02:47:40+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=b137954aabeef42ab458e3ff7deb49caf950b6e3'/>
<id>urn:sha1:b137954aabeef42ab458e3ff7deb49caf950b6e3</id>
<content type='text'>
Match only the major LLVM version to select the right version of
opencl-clang.

Signed-off-by: Anuj Mittal &lt;anuj.mittal@intel.com&gt;
</content>
</entry>
<entry>
<title>maintainers.inc: include entry for intel-cmt-cat</title>
<updated>2023-04-07T02:00:18+00:00</updated>
<author>
<name>Naveen Saini</name>
<email>naveen.kumar.saini@intel.com</email>
</author>
<published>2023-04-06T06:12:48+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=631c016f96b9985c01a7611b2a0f9d9a409c6146'/>
<id>urn:sha1:631c016f96b9985c01a7611b2a0f9d9a409c6146</id>
<content type='text'>
Re-arranged entry for intel-graphics-compiler to align with alphabetical order.

Signed-off-by: Naveen Saini &lt;naveen.kumar.saini@intel.com&gt;
</content>
</entry>
<entry>
<title>jhi: remove recipe and test</title>
<updated>2023-03-15T02:46:28+00:00</updated>
<author>
<name>Anuj Mittal</name>
<email>anuj.mittal@intel.com</email>
</author>
<published>2023-03-14T03:24:51+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=48e5fcbf52fa33a12d12d97a045d48ae76e83ded'/>
<id>urn:sha1:48e5fcbf52fa33a12d12d97a045d48ae76e83ded</id>
<content type='text'>
This project is no longer maintained.

Signed-off-by: Anuj Mittal &lt;anuj.mittal@intel.com&gt;
</content>
</entry>
<entry>
<title>conf/machine: set preferred kernel to 6.2 for poky-altcfg</title>
<updated>2023-03-09T01:46:07+00:00</updated>
<author>
<name>Naveen Saini</name>
<email>naveen.kumar.saini@intel.com</email>
</author>
<published>2023-03-08T05:18:59+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=ba3ac217dcf616b177b4d044f672cba16373919b'/>
<id>urn:sha1:ba3ac217dcf616b177b4d044f672cba16373919b</id>
<content type='text'>
Signed-off-by: Naveen Saini &lt;naveen.kumar.saini@intel.com&gt;
Signed-off-by: Anuj Mittal &lt;anuj.mittal@intel.com&gt;
</content>
</entry>
<entry>
<title>meta-intel.inc: build v6.1 kernel with poky distro</title>
<updated>2023-02-21T03:59:46+00:00</updated>
<author>
<name>Anuj Mittal</name>
<email>anuj.mittal@intel.com</email>
</author>
<published>2023-02-20T05:44:42+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=fe69a9478e365b991fbadec6680a0535fb51f038'/>
<id>urn:sha1:fe69a9478e365b991fbadec6680a0535fb51f038</id>
<content type='text'>
Change our test defaults to build v6.1 with poky and v5.19 MLT with
poky-altcfg.

Signed-off-by: Anuj Mittal &lt;anuj.mittal@intel.com&gt;
</content>
</entry>
<entry>
<title>intel-skylake-64: use tune-x86-64-v3.inc</title>
<updated>2023-01-04T02:55:28+00:00</updated>
<author>
<name>Naveen Saini</name>
<email>naveen.kumar.saini@intel.com</email>
</author>
<published>2023-01-03T08:09:38+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=423820afb68bbf34885b69fc21700ce885044b6b'/>
<id>urn:sha1:423820afb68bbf34885b69fc21700ce885044b6b</id>
<content type='text'>
tune-x86-64-v3.inc uses x86-64 v3 level of instruction set.
x86-64-v3: (close to Haswell) AVX, AVX2, BMI1, BMI2, F16C, FMA, LZCNT, MOVBE, XSAVE

Signed-off-by: Naveen Saini &lt;naveen.kumar.saini@intel.com&gt;
Signed-off-by: Anuj Mittal &lt;anuj.mittal@intel.com&gt;
</content>
</entry>
<entry>
<title>layer.conf: update LAYERSERIES_COMPAT to include mickledore</title>
<updated>2023-01-04T02:19:54+00:00</updated>
<author>
<name>Anuj Mittal</name>
<email>anuj.mittal@intel.com</email>
</author>
<published>2023-01-04T01:27:47+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=9595cf0e49cad3993ab7ac7d07060cf0d198341c'/>
<id>urn:sha1:9595cf0e49cad3993ab7ac7d07060cf0d198341c</id>
<content type='text'>
OE-Core has switched to mickledore:
https://git.openembedded.org/openembedded-core/commit/?id=57239d66b933c4313cf331d35d13ec2d0661c38f

Signed-off-by: Anuj Mittal &lt;anuj.mittal@intel.com&gt;
</content>
</entry>
<entry>
<title>tune-skylake.inc: remove qemu-usermode check</title>
<updated>2022-12-29T01:27:07+00:00</updated>
<author>
<name>Naveen Saini</name>
<email>naveen.kumar.saini@intel.com</email>
</author>
<published>2022-12-29T01:42:18+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=7f8e1c53752210261627a29e8877579df06bdece'/>
<id>urn:sha1:7f8e1c53752210261627a29e8877579df06bdece</id>
<content type='text'>
QEMU 7.2.0 has now support for avx2 with followign change:
x86: TCG support for AVX, AVX2, F16C, FMA3 and VAES instructions

Ref https://git.yoctoproject.org/poky/commit/?id=9caff14abbb742e5083056b899ee6fc0a5fba8f3

Signed-off-by: Naveen Saini &lt;naveen.kumar.saini@intel.com&gt;
Signed-off-by: Anuj Mittal &lt;anuj.mittal@intel.com&gt;
</content>
</entry>
<entry>
<title>layer.conf: remove addpylib directive</title>
<updated>2022-12-21T07:38:34+00:00</updated>
<author>
<name>Naveen Saini</name>
<email>naveen.kumar.saini@intel.com</email>
</author>
<published>2022-12-21T07:19:40+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=66d1397bfa68aaec07c363f6843316720563bb7f'/>
<id>urn:sha1:66d1397bfa68aaec07c363f6843316720563bb7f</id>
<content type='text'>
We'd like meta-intel master to be able to build with OE-Core kirkstone
as well. But Bitbake version in kirkstone does not recognize addplylib
directive leading to parsing errors.

Remove it for now until there is a better solution available.

Signed-off-by: Naveen Saini &lt;naveen.kumar.saini@intel.com&gt;
Signed-off-by: Anuj Mittal &lt;anuj.mittal@intel.com&gt;
</content>
</entry>
<entry>
<title>layer.conf: use addpylib directive</title>
<updated>2022-12-20T08:35:34+00:00</updated>
<author>
<name>Anuj Mittal</name>
<email>anuj.mittal@intel.com</email>
</author>
<published>2022-12-20T08:29:09+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=bc021ab0013ad262804eba6b49dce68ea35bb30b'/>
<id>urn:sha1:bc021ab0013ad262804eba6b49dce68ea35bb30b</id>
<content type='text'>
A recent change in OE-Core [1] has changed the way ${LAYERDIR}/lib is
searched for Python modules.

Use the new addpylib directive to ensure our modules are imported
required for running testimage.

[1] https://git.openembedded.org/openembedded-core-contrib/commit/?id=1f56155e91da2030ee0a5e93037c62e1349ba89f

Signed-off-by: Anuj Mittal &lt;anuj.mittal@intel.com&gt;
</content>
</entry>
</feed>
