<feed xmlns='http://www.w3.org/2005/Atom'>
<title>linux/meta-intel.git/conf/machine/intel-core2-32.conf, branch dizzy</title>
<subtitle>[no description]</subtitle>
<id>https://git.enea.com/cgit/linux/meta-intel.git/atom?h=dizzy</id>
<link rel='self' href='https://git.enea.com/cgit/linux/meta-intel.git/atom?h=dizzy'/>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/'/>
<updated>2014-10-21T19:39:49+00:00</updated>
<entry>
<title>intel-core2-32: Add intel-ucode to MACHINE_FEATURES</title>
<updated>2014-10-21T19:39:49+00:00</updated>
<author>
<name>Nitin A Kamble</name>
<email>nitin.a.kamble@intel.com</email>
</author>
<published>2014-09-17T20:43:24+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=dd922d7cb225fbd794491ec0ef9df3c57a986f18'/>
<id>urn:sha1:dd922d7cb225fbd794491ec0ef9df3c57a986f18</id>
<content type='text'>
Enable the Intel microcode feature for this BSP.

Signed-off-by: Nitin A Kamble &lt;nitin.a.kamble@intel.com&gt;
Acked-by: Darren Hart &lt;dvhart@linux.intel.com&gt;
Signed-off-by: Tom Zanussi &lt;tom.zanussi@linux.intel.com&gt;
</content>
</entry>
<entry>
<title>intel-core2-32: Use the v3.17 kernel by default</title>
<updated>2014-09-30T15:01:01+00:00</updated>
<author>
<name>Nitin A Kamble</name>
<email>nitin.a.kamble@intel.com</email>
</author>
<published>2014-09-23T18:07:33+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=d49bf442eb567580e7426a579c6ca34c9f980b68'/>
<id>urn:sha1:d49bf442eb567580e7426a579c6ca34c9f980b68</id>
<content type='text'>
The linux-yocto_3.17 recipe is available for this BSP.  Make it the
default kernel for this BSP.

Signed-off-by: Nitin A Kamble &lt;nitin.a.kamble@intel.com&gt;
Signed-off-by: Tom Zanussi &lt;tom.zanussi@linux.intel.com&gt;
</content>
</entry>
<entry>
<title>intel-common: Specify linux-yocto and cleanup order</title>
<updated>2014-04-29T21:13:27+00:00</updated>
<author>
<name>Darren Hart</name>
<email>dvhart@linux.intel.com</email>
</author>
<published>2014-04-10T00:55:49+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=84eb1ba0e90d771f0d829aeb9e66a7fda395f65e'/>
<id>urn:sha1:84eb1ba0e90d771f0d829aeb9e66a7fda395f65e</id>
<content type='text'>
In keeping with the other BSPs in meta-intel, specify the
PREFERRED_PROVIDER and the PREFERRED_VERSION for the linux-yocto kernel
to 3.14. Move the assignments below the required includes in keeping
with the rest of meta-intel.

Signed-off-by: Darren Hart &lt;dvhart@linux.intel.com&gt;
</content>
</entry>
<entry>
<title>intel-core2-32: change the default kernel to v3.14</title>
<updated>2014-04-04T13:59:56+00:00</updated>
<author>
<name>Nitin A Kamble</name>
<email>nitin.a.kamble@intel.com</email>
</author>
<published>2014-04-02T00:45:53+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=14093e6b884f02dc9a27fc4c2d700ac4074a492b'/>
<id>urn:sha1:14093e6b884f02dc9a27fc4c2d700ac4074a492b</id>
<content type='text'>
Use the latest linux-yocto kernel for the intel-core2-32 BSP.

Signed-off-by: Nitin A Kamble &lt;nitin.a.kamble@intel.com&gt;
</content>
</entry>
<entry>
<title>intel-core*: Set kernel provider with conditional assignment</title>
<updated>2014-03-17T23:22:53+00:00</updated>
<author>
<name>Darren Hart</name>
<email>dvhart@linux.intel.com</email>
</author>
<published>2014-03-17T22:30:17+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=bbbfb9e751d50810baf197f492489dce6ba834da'/>
<id>urn:sha1:bbbfb9e751d50810baf197f492489dce6ba834da</id>
<content type='text'>
The PREFERRED_PROVIDER_virtual/kernel was assigned with = instead of ?=,
preventing the user from overriding the setting with something like
linux-yocto-rt. Use ?=.

Signed-off-by: Darren Hart &lt;dvhart@linux.intel.com&gt;
Reported-by: Teemu Keskinarkaus &lt;Teemu.Keskinarkaus@Maximatecc.com&gt;
Cc: Tom Zanussi &lt;tom.zanussi@intel.com&gt;
</content>
</entry>
<entry>
<title>intel-core*: Add common MACHINE_* values</title>
<updated>2014-03-11T04:44:01+00:00</updated>
<author>
<name>Darren Hart</name>
<email>dvhart@linux.intel.com</email>
</author>
<published>2014-03-04T17:34:47+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=a5b790da02f657bae8f32d817fc391e2c67fd3a9'/>
<id>urn:sha1:a5b790da02f657bae8f32d817fc391e2c67fd3a9</id>
<content type='text'>
Add common values for the various MACHINE_ variables, derived from the
existing BSPs in meta-intel. Include EFI and PCBIOS, 3G and wifi
support, and video decoding. Include the linux-firmware package.

Signed-off-by: Darren Hart &lt;dvhart@linux.intel.com&gt;
</content>
</entry>
<entry>
<title>intel-core*: Add default serial console</title>
<updated>2014-03-11T04:44:01+00:00</updated>
<author>
<name>Darren Hart</name>
<email>dvhart@linux.intel.com</email>
</author>
<published>2014-03-04T17:33:17+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=dc7c8548ff4e5055e23d411db093176f0f7b658a'/>
<id>urn:sha1:dc7c8548ff4e5055e23d411db093176f0f7b658a</id>
<content type='text'>
For the intel-common BSPs, assume a default serial console of
ttyS0 at 115200 BAUD. This will ensure the configuration is
in place and is easy to find and modify on the resulting images.

Signed-off-by: Darren Hart &lt;dvhart@linux.intel.com&gt;
</content>
</entry>
<entry>
<title>intel-core*: Add Xserver drivers</title>
<updated>2014-03-11T04:44:01+00:00</updated>
<author>
<name>Darren Hart</name>
<email>dvhart@linux.intel.com</email>
</author>
<published>2014-02-27T15:53:26+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=80bdaeda529a54c76f63eaa5597bdeeb1a79e3fa'/>
<id>urn:sha1:80bdaeda529a54c76f63eaa5597bdeeb1a79e3fa</id>
<content type='text'>
Include support for x86, ext, i9xx, fbdev, vesa, and modesetting
drivers, as well as matrox for the 64b machines (for the Xeon server
class systems).

Signed-off-by: Darren Hart &lt;dvhart@linux.intel.com&gt;
</content>
</entry>
<entry>
<title>intel-common: Make using intel-common override opt-in</title>
<updated>2014-02-06T04:43:54+00:00</updated>
<author>
<name>Darren Hart</name>
<email>dvhart@linux.intel.com</email>
</author>
<published>2014-02-06T03:15:29+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=c7bf6a327b9b9ebb982324c6ef9f595f7a14f94a'/>
<id>urn:sha1:c7bf6a327b9b9ebb982324c6ef9f595f7a14f94a</id>
<content type='text'>
Currently the intel-core*-common.inc files also include the
intel-common-pkgarch.inc, forcing the introduction of the intel-common
PACKAGE_ARCH. Coupling this with the addition of the intel-common
MACHINE_OVERRIDE, means that even MACHINE_ARCH packages can be
influenced by intel-common overrides, which is not desirable.

Remove the intel-common-pkgarch.inc from the intel-core*common.inc
include files, requiring BSPs wanting to use the intel-common mechanism
to explicitly include it. This obviates the need to reset the
linux-yocto PACKAGE_ARCH to MACHINE_ARCH.

Signed-off-by: Darren Hart &lt;dvhart@linux.intel.com&gt;
Cc: Richard Purdie &lt;richard.purdie@linuxfoundation.org&gt;
</content>
</entry>
<entry>
<title>Add Intel core2 and corei7 BSPs and tune files</title>
<updated>2014-01-28T00:56:13+00:00</updated>
<author>
<name>Darren Hart</name>
<email>dvhart@linux.intel.com</email>
</author>
<published>2014-01-03T21:10:22+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=45582cbb1cb9a6ea4f803405159fb08a03c72bea'/>
<id>urn:sha1:45582cbb1cb9a6ea4f803405159fb08a03c72bea</id>
<content type='text'>
Introduce two new generic BSPs that parallel the updated core2 and new
corei7 tune files in oe-core. These BSPs provided optimized tune flags
for Intel Core and Atom CPUs since 2006 in the 32 bit core2 BSP and since
Nehalem and Silvermont (Bay Trail) in the 64 bit corei7 BSP.

These establish a suitable balance between compatibility and performance
optimization.

Signed-off-by: Darren Hart &lt;dvhart@linux.intel.com&gt;
Cc: Richard Purdie &lt;richard.purdie@intel.com&gt;
Cc: Paul Eggleton &lt;paul.eggleton@intel.com&gt;
Cc: Tom Zanussi &lt;tom.zanussi@intel.com&gt;
Cc: Nitin Kamble &lt;nitin.a.kamble@intel.com&gt;
Cc: Mark Hatle &lt;mark.hatle@windriver.com&gt;
Cc: Bruce Ashfield &lt;bruce.ashfield@windriver.com&gt;
</content>
</entry>
</feed>
