<feed xmlns='http://www.w3.org/2005/Atom'>
<title>linux/meta-intel.git/common/recipes-kernel, branch master-enea</title>
<subtitle>[no description]</subtitle>
<id>https://git.enea.com/cgit/linux/meta-intel.git/atom?h=master-enea</id>
<link rel='self' href='https://git.enea.com/cgit/linux/meta-intel.git/atom?h=master-enea'/>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/'/>
<updated>2015-10-26T15:46:56+00:00</updated>
<entry>
<title>linux-yocto: Update machine and meta SRCREV</title>
<updated>2015-10-26T15:46:56+00:00</updated>
<author>
<name>Saul Wold</name>
<email>sgw@linux.intel.com</email>
</author>
<published>2015-10-23T21:47:16+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=42cd81d2058e957b0dd223f6017687e134f6c21f'/>
<id>urn:sha1:42cd81d2058e957b0dd223f6017687e134f6c21f</id>
<content type='text'>
Updating the META SRCREVs to make the nf_tables feature available.

Signed-off-by: Saul Wold &lt;sgw@linux.intel.com&gt;
</content>
</entry>
<entry>
<title>linux-yocto-4.1: Update SRCREV to include additional patches</title>
<updated>2015-10-19T16:22:49+00:00</updated>
<author>
<name>Saul Wold</name>
<email>sgw@linux.intel.com</email>
</author>
<published>2015-10-19T16:22:49+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=1a3cd03c918ca62f6a67c7407d5656e7792969ad'/>
<id>urn:sha1:1a3cd03c918ca62f6a67c7407d5656e7792969ad</id>
<content type='text'>
dbe692d Ville Syrjälä drm/i915: Fix the VBT child device parsing for BSW
52a4a9f Michel Thierry drm/i915/gen8: Initialize page tables
a95cb62f Michel Thierry drm/i915: Remove unnecessary gen8_ppgtt_unmap_pages
a24d98f Michel Thierry drm/i915: Remove _entry from PPGTT page structures
a8abc11 Ville Syrjälä drm/i915: Only wait for required lanes in vlv_wait_port_ready()
8135418 Ville Syrjälä Revert drm/i915: Hack to tie both common lanes together on chv
d660fc1 Ville Syrjälä drm/i915: Work around DISPLAY_PHY_CONTROL register corruption on CHV
0e797e9 Ville Syrjälä drm/i915: Implement chv display PHY lane stagger setup

Signed-off-by: Saul Wold &lt;sgw@linux.intel.com&gt;
</content>
</entry>
<entry>
<title>linux-yocto/4.1: drm/i915 backports</title>
<updated>2015-10-02T22:08:21+00:00</updated>
<author>
<name>Saul Wold</name>
<email>sgw@linux.intel.com</email>
</author>
<published>2015-10-02T22:08:21+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=6e91701dcf68f9351db8bb0b92eb2d26af1b8f7f'/>
<id>urn:sha1:6e91701dcf68f9351db8bb0b92eb2d26af1b8f7f</id>
<content type='text'>
Updating the SRCREVs to integrate the following backports:

  52a4a9f4a2b4 drm/i915/gen8: Initialize page tables
  a95cb62f8e85 drm/i915: Remove unnecessary gen8_ppgtt_unmap_pages
  a24d98fc488d drm/i915: Remove _entry from PPGTT page structures

Signed-off-by: Saul Wold &lt;sgw@linux.intel.com&gt;
</content>
</entry>
<entry>
<title>linux-yocto-rt: Add preempt-rt kernel 4.1.8 version</title>
<updated>2015-10-01T14:54:39+00:00</updated>
<author>
<name>Saul Wold</name>
<email>sgw@linux.intel.com</email>
</author>
<published>2015-09-29T15:50:00+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=217a3eb2c87ad46839bb09c8f9e8b31557dd6dc2'/>
<id>urn:sha1:217a3eb2c87ad46839bb09c8f9e8b31557dd6dc2</id>
<content type='text'>
Signed-off-by: Saul Wold &lt;sgw@linux.intel.com&gt;
</content>
</entry>
<entry>
<title>linux-yocto: Update to 4.1.8 and include braswell patches</title>
<updated>2015-10-01T14:54:39+00:00</updated>
<author>
<name>Saul Wold</name>
<email>sgw@linux.intel.com</email>
</author>
<published>2015-09-29T15:49:18+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=cd79dd09e1cb46cdad4ecfddd23669b6be75776b'/>
<id>urn:sha1:cd79dd09e1cb46cdad4ecfddd23669b6be75776b</id>
<content type='text'>
Signed-off-by: Saul Wold &lt;sgw@linux.intel.com&gt;
</content>
</entry>
<entry>
<title>linux-yocto-4.1:hid, bluetooth, aufs, yaffs2</title>
<updated>2015-09-23T21:24:42+00:00</updated>
<author>
<name>Saul Wold</name>
<email>sgw@linux.intel.com</email>
</author>
<published>2015-09-23T21:24:42+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=5e218aeacace801c4f01a1db8c99ac8a51421661'/>
<id>urn:sha1:5e218aeacace801c4f01a1db8c99ac8a51421661</id>
<content type='text'>
    Setting the SRCREVs to import the following changes in the
    4.1 kernel tree:

      79a31b9d23db hid-core: Avoid uninitialized buffer access
      121593d3a0a4 aufs: call mutex.owner only when DEBUG_MUTEXES or MUTEX_SPIN_ON_OWNER is defined
      efa7952a190f Bluetooth: Delay check for conn-&gt;smp in smp_conn_security()
      69428ec43bd9 cc2520: set the default fifo pin value from platform data
      ee0ddf37f3d6 fs/yaffs2: Fix a judgement logic for ACL operations
      fff29e47f5c4 yaffs2: remove read and write methods
      b3b9d030ad84 yaffs2: replace f_dentry to f_path.dentry

This also address an issue with booting/installing to older Intel devices (emenlow)

Signed-off-by: Saul Wold &lt;sgw@linux.intel.com&gt;
</content>
</entry>
<entry>
<title>linux-yocto_4.1: Add the 6lowpan related patch to 4.1</title>
<updated>2015-09-21T16:14:28+00:00</updated>
<author>
<name>Wu Zheng</name>
<email>wu.zheng@intel.com</email>
</author>
<published>2015-09-21T09:12:04+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=b48760e6e3dda826160c004749ccf253f188776d'/>
<id>urn:sha1:b48760e6e3dda826160c004749ccf253f188776d</id>
<content type='text'>
This SRCREV update to add the 6lowpan related patch to 4.1.
The some fs related patches are merged to 4.1 too.

Signed-off-by: Wu Zheng &lt;wu.zheng@intel.com&gt;
Signed-off-by: Saul Wold &lt;sgw@linux.intel.com&gt;
</content>
</entry>
<entry>
<title>linux-yocto-tiny: Add 4.1 bbappend</title>
<updated>2015-08-28T21:25:29+00:00</updated>
<author>
<name>Saul Wold</name>
<email>sgw@linux.intel.com</email>
</author>
<published>2015-08-19T14:33:54+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=44df7ddf395f82c28c494b92fb3f627f81e2e627'/>
<id>urn:sha1:44df7ddf395f82c28c494b92fb3f627f81e2e627</id>
<content type='text'>
This will enable tiny KTYPE support for the meta-intel core BSPs using the
4.1 kernel, it also adds intel-quark as a Tiny platform.

Signed-off-by: Saul Wold &lt;sgw@linux.intel.com&gt;
</content>
</entry>
<entry>
<title>linux-yocto_4.1: Update to 4.1.6 stable kernel</title>
<updated>2015-08-28T21:25:29+00:00</updated>
<author>
<name>Saul Wold</name>
<email>sgw@linux.intel.com</email>
</author>
<published>2015-08-25T21:46:12+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=e226a9f68052035bd2a4330e0ef2feeb467f7fb2'/>
<id>urn:sha1:e226a9f68052035bd2a4330e0ef2feeb467f7fb2</id>
<content type='text'>
This SRCREV update pulls in the 4.1.6 Stable kernel and adds
the coretemp thermal driver to intel-common.

It also cleans up the quark BSP and adds the quark specific thermal
code.

Signed-off-by: Saul Wold &lt;sgw@linux.intel.com&gt;
</content>
</entry>
<entry>
<title>linux-yocto_4.1: Add bbappend</title>
<updated>2015-08-19T14:39:30+00:00</updated>
<author>
<name>Saul Wold</name>
<email>sgw@linux.intel.com</email>
</author>
<published>2015-08-11T22:41:02+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=a9fba0f3bdf50d8bfa60946a7a7407383ae93e54'/>
<id>urn:sha1:a9fba0f3bdf50d8bfa60946a7a7407383ae93e54</id>
<content type='text'>
This creates a new bbappend to allow the BSPs to select the 4.1 kernel
as their base kernel.

Signed-off-by: Saul Wold &lt;sgw@linux.intel.com&gt;
</content>
</entry>
</feed>
