<feed xmlns='http://www.w3.org/2005/Atom'>
<title>linux/meta-intel.git, branch pyro-nfvaccess</title>
<subtitle>[no description]</subtitle>
<id>https://git.enea.com/cgit/linux/meta-intel.git/atom?h=pyro-nfvaccess</id>
<link rel='self' href='https://git.enea.com/cgit/linux/meta-intel.git/atom?h=pyro-nfvaccess'/>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/'/>
<updated>2017-07-07T16:32:00+00:00</updated>
<entry>
<title>rmc: add support for Broxton-M based Joule board (rev. 1F1)</title>
<updated>2017-07-07T16:32:00+00:00</updated>
<author>
<name>Todor Minchev</name>
<email>todor.minchev@linux.intel.com</email>
</author>
<published>2017-06-07T22:24:25+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=bc8019ee2a27194c9c288a35fa0cbf0a1d15755c'/>
<id>urn:sha1:bc8019ee2a27194c9c288a35fa0cbf0a1d15755c</id>
<content type='text'>
Finger 0 type   : 0x01
Finger 0 offset : 0x05
Finger 0 name:  : product_name
Finger 0 value  : 570x DVT2

Finger 1 type   : 0x02
Finger 1 offset : 0x05
Finger 1 name:  : product_name
Finger 1 value  : SDS

Finger 2 type   : 0x04
Finger 2 offset : 0x10
Finger 2 name:  : version
Finger 2 value  : Intel(R) Atom(TM) Processor T5700 @ 1.70GHz

Finger 3 type   : 0x7f
Finger 3 offset : 0x00
Finger 3 name:  : reserved
Finger 3 value  :

Finger 4 type   : 0x7f
Finger 4 offset : 0x00
Finger 4 name:  : reserved
Finger 4 value  :

Signed-off-by: Todor Minchev &lt;todor.minchev@linux.intel.com&gt;
Signed-off-by: Saul Wold &lt;sgw@linux.intel.com&gt;
</content>
</entry>
<entry>
<title>rmc: add fingerprint for generic Broxton-M (rev. 1F1)</title>
<updated>2017-07-07T16:32:00+00:00</updated>
<author>
<name>Todor Minchev</name>
<email>todor.minchev@linux.intel.com</email>
</author>
<published>2017-06-07T22:24:24+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=1c8b8ba63aeadce7053c4059dfa24ceb8f701745'/>
<id>urn:sha1:1c8b8ba63aeadce7053c4059dfa24ceb8f701745</id>
<content type='text'>
Finger 0 type   : 0x01
Finger 0 offset : 0x05
Finger 0 name:  : product_name
Finger 0 value  : 570x DVT1

Finger 1 type   : 0x02
Finger 1 offset : 0x05
Finger 1 name:  : product_name
Finger 1 value  : SDS

Finger 2 type   : 0x04
Finger 2 offset : 0x10
Finger 2 name:  : version
Finger 2 value  : U3E1

Finger 3 type   : 0x7f
Finger 3 offset : 0x00
Finger 3 name:  : reserved
Finger 3 value  :

Finger 4 type   : 0x7f
Finger 4 offset : 0x00
Finger 4 name:  : reserved
Finger 4 value  :

Signed-off-by: Todor Minchev &lt;todor.minchev@linux.intel.com&gt;
Signed-off-by: Saul Wold &lt;sgw@linux.intel.com&gt;
</content>
</entry>
<entry>
<title>rmc-db: allow multiple fingerprint per board directory</title>
<updated>2017-07-07T16:31:59+00:00</updated>
<author>
<name>Todor Minchev</name>
<email>todor.minchev@linux.intel.com</email>
</author>
<published>2017-06-07T22:24:23+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=997cec3e52d87fb0291417d868317e5685bc95ff'/>
<id>urn:sha1:997cec3e52d87fb0291417d868317e5685bc95ff</id>
<content type='text'>
Different firmware revisions often result in different fingerprints for
the same hardware platform. This change allows multiple fingerprints to
be stored in the same board directory to avoid having to duplicate the
data for each record.

Signed-off-by: Todor Minchev &lt;todor.minchev@linux.intel.com&gt;
Signed-off-by: Saul Wold &lt;sgw@linux.intel.com&gt;
</content>
</entry>
<entry>
<title>linux-intel/4.9: Update yocto-kernel-cache SRCREV</title>
<updated>2017-06-07T15:09:51+00:00</updated>
<author>
<name>Ismo Puustinen</name>
<email>ismo.puustinen@intel.com</email>
</author>
<published>2017-06-07T13:45:15+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=6562bbc250f4752d1077abaa7fafe4f0f611e2ae'/>
<id>urn:sha1:6562bbc250f4752d1077abaa7fafe4f0f611e2ae</id>
<content type='text'>
Various changes to configuration, including wifi, nftables, virtualbox,
bluetooth, and smp options.

Signed-off-by: Ismo Puustinen &lt;ismo.puustinen@intel.com&gt;
Signed-off-by: Saul Wold &lt;sgw@linux.intel.com&gt;
</content>
</entry>
<entry>
<title>conf/machine/intel-core*: Fix WKS_FILE setting</title>
<updated>2017-05-19T18:21:47+00:00</updated>
<author>
<name>California Sullivan</name>
<email>california.l.sullivan@intel.com</email>
</author>
<published>2017-05-19T18:01:20+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=7e8f98aa326f16edd679a95f7bb2daf4256479f3'/>
<id>urn:sha1:7e8f98aa326f16edd679a95f7bb2daf4256479f3</id>
<content type='text'>
bb.utils.contains checks if ALL items are in the variable, and since we
check for systemd-boot or rmc-boot, it would always be false, assigning
mkefidisk as the WKS_FILE in all cases. bb.utils.contains_any checks if
one or more items are in the variable, so use that instead.

Signed-off-by: California Sullivan &lt;california.l.sullivan@intel.com&gt;
Signed-off-by: Saul Wold &lt;sgw@linux.intel.com&gt;
</content>
</entry>
<entry>
<title>libva-intel-driver: Set UPSTREAM_CHECK_GITTAGREGEX</title>
<updated>2017-05-19T16:14:10+00:00</updated>
<author>
<name>Aníbal Limón</name>
<email>anibal.limon@linux.intel.com</email>
</author>
<published>2017-05-18T21:47:56+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=5fe286fd7cf0c0692c55c75a5ad7ac4a058e9c25'/>
<id>urn:sha1:5fe286fd7cf0c0692c55c75a5ad7ac4a058e9c25</id>
<content type='text'>
This regex is used to figure out what version are on upstream,
in order to avoid detect alpha versions set it.

Signed-off-by: Aníbal Limón &lt;anibal.limon@linux.intel.com&gt;
Signed-off-by: Saul Wold &lt;sgw@linux.intel.com&gt;
</content>
</entry>
<entry>
<title>CHANGELOG: add file</title>
<updated>2017-05-18T21:18:00+00:00</updated>
<author>
<name>California Sullivan</name>
<email>california.l.sullivan@intel.com</email>
</author>
<published>2017-05-18T21:15:17+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=5b073d97d3e0910a71c6c2f4f9cd957df46a44cb'/>
<id>urn:sha1:5b073d97d3e0910a71c6c2f4f9cd957df46a44cb</id>
<content type='text'>
This file will keep track of major changes between releases, beginning
with the pyro release.

Signed-off-by: California Sullivan &lt;california.l.sullivan@intel.com&gt;
Signed-off-by: Saul Wold &lt;sgw@linux.intel.com&gt;
</content>
</entry>
<entry>
<title>README: Update information for pyro release</title>
<updated>2017-05-18T21:11:01+00:00</updated>
<author>
<name>California Sullivan</name>
<email>california.l.sullivan@intel.com</email>
</author>
<published>2017-05-18T20:34:27+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=87ca116370899f7859109603e92a8b507c35adc5'/>
<id>urn:sha1:87ca116370899f7859109603e92a8b507c35adc5</id>
<content type='text'>
Updates several sections that contained outdated information, and adds
a new "Benefits of meta-intel" section.

Signed-off-by: California Sullivan &lt;california.l.sullivan@intel.com&gt;
Signed-off-by: Saul Wold &lt;sgw@linux.intel.com&gt;
</content>
</entry>
<entry>
<title>linux-intel: Update SRCREVs</title>
<updated>2017-05-16T21:00:48+00:00</updated>
<author>
<name>Saul Wold</name>
<email>sgw@linux.intel.com</email>
</author>
<published>2017-05-16T15:04:40+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=939e805e0d8341fa5cb983fb950e93a8c8511fff'/>
<id>urn:sha1:939e805e0d8341fa5cb983fb950e93a8c8511fff</id>
<content type='text'>
This update brings the kernel to 4.9.27 stable and 4.9.20 for preempt-rt kernel

Signed-off-by: Saul Wold &lt;sgw@linux.intel.com&gt;
</content>
</entry>
<entry>
<title>intel-microcode: Update to latest 20170511</title>
<updated>2017-05-16T15:05:07+00:00</updated>
<author>
<name>Saul Wold</name>
<email>sgw@linux.intel.com</email>
</author>
<published>2017-05-16T15:03:45+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=dd69e3bd9a69ddda01a700ba04e93efce04476d8'/>
<id>urn:sha1:dd69e3bd9a69ddda01a700ba04e93efce04476d8</id>
<content type='text'>
This update also updated the licence checksum as the date has changed
The core content of the license has not changed

Signed-off-by: Saul Wold &lt;sgw@linux.intel.com&gt;
</content>
</entry>
</feed>
