<feed xmlns='http://www.w3.org/2005/Atom'>
<title>linux/meta-intel.git, branch laverne</title>
<subtitle>[no description]</subtitle>
<id>https://git.enea.com/cgit/linux/meta-intel.git/atom?h=laverne</id>
<link rel='self' href='https://git.enea.com/cgit/linux/meta-intel.git/atom?h=laverne'/>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/'/>
<updated>2011-02-18T02:09:56+00:00</updated>
<entry>
<title>crownbay: fix matchbox-panel segfault</title>
<updated>2011-02-18T02:09:56+00:00</updated>
<author>
<name>Tom Zanussi</name>
<email>tom.zanussi@intel.com</email>
</author>
<published>2011-02-18T02:09:56+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=d094e7cff178a0dd8cec28763e9126b493f57b3c'/>
<id>urn:sha1:d094e7cff178a0dd8cec28763e9126b493f57b3c</id>
<content type='text'>
This fixes [BUGID #738].

matchbox-panel[437]: segfault at c ip 4715bbed sp bff6e580 error 4 in
libgdk-x11-2.0.so.0.2000.1[470f6000+90000]

Signed-off-by: Tom Zanussi &lt;tom.zanussi@intel.com&gt;
</content>
</entry>
<entry>
<title>meta-crownbay: apply init-live.sh coldplug udev trigger patch here instead</title>
<updated>2011-02-10T07:58:14+00:00</updated>
<author>
<name>Tom Zanussi</name>
<email>tom.zanussi@intel.com</email>
</author>
<published>2011-02-10T07:58:14+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=e8abba6e66d9e0936a688bd985bc93b824b24543'/>
<id>urn:sha1:e8abba6e66d9e0936a688bd985bc93b824b24543</id>
<content type='text'>
At the moment, we can't spin a new laverne release, so we need to
add it to the crownbay layer instead.

Signed-off-by: Tom Zanussi &lt;tom.zanussi@intel.com&gt;
</content>
</entry>
<entry>
<title>meta-crownbay: update -noemgd SRCREVs</title>
<updated>2011-01-27T04:50:10+00:00</updated>
<author>
<name>Tom Zanussi</name>
<email>tom.zanussi@intel.com</email>
</author>
<published>2011-01-27T04:50:10+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=d4ec0c2e8c52f0e5e30ff04e214cb7ec383b6c9d'/>
<id>urn:sha1:d4ec0c2e8c52f0e5e30ff04e214cb7ec383b6c9d</id>
<content type='text'>
Pull in the latest linux-yocto-stable kernel config options, which fix
the USB mouse/kb issues, among other things.

Signed-off-by: Tom Zanussi &lt;tom.zanussi@intel.com&gt;
</content>
</entry>
<entry>
<title>meta-crownbay: update SRCREVs</title>
<updated>2011-01-27T04:36:59+00:00</updated>
<author>
<name>Tom Zanussi</name>
<email>tom.zanussi@intel.com</email>
</author>
<published>2011-01-27T04:36:59+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=71195ff5010016d4789eda917e5c3a00e0da0af4'/>
<id>urn:sha1:71195ff5010016d4789eda917e5c3a00e0da0af4</id>
<content type='text'>
Pull in the latest linux-yocto-stable kernel config options, which fix
the USB mouse/kb issues, among other things.

Signed-off-by: Tom Zanussi &lt;tom.zanussi@intel.com&gt;
</content>
</entry>
<entry>
<title>crownbay: Fix README</title>
<updated>2011-01-27T00:38:04+00:00</updated>
<author>
<name>Tom Zanussi</name>
<email>tom.zanussi@intel.com</email>
</author>
<published>2011-01-27T00:11:54+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=c07890fab93e358ad80fa1b55f73e8eb30f152b1'/>
<id>urn:sha1:c07890fab93e358ad80fa1b55f73e8eb30f152b1</id>
<content type='text'>
Fix typo.

Signed-off-by: Tom Zanussi &lt;tom.zanussi@intel.com&gt;
</content>
</entry>
<entry>
<title>meta-crownbay: update README</title>
<updated>2011-01-03T23:37:29+00:00</updated>
<author>
<name>Tom Zanussi</name>
<email>tom.zanussi@intel.com</email>
</author>
<published>2010-12-17T23:14:24+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=b47ea34b2ebeaf61ea796f079a1a70e2e5057c04'/>
<id>urn:sha1:b47ea34b2ebeaf61ea796f079a1a70e2e5057c04</id>
<content type='text'>
Update the crownbay README with information explaining the available
machine configurations.

Signed-off-by: Tom Zanussi &lt;tom.zanussi@intel.com&gt;
</content>
</entry>
<entry>
<title>meta-crownbay: add a machine configuration that doesn't use EMGD graphics</title>
<updated>2011-01-03T23:37:29+00:00</updated>
<author>
<name>Tom Zanussi</name>
<email>tom.zanussi@intel.com</email>
</author>
<published>2010-12-17T19:05:46+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=9c3b6e9251844aac4415df67bdbf6031d5a6df3a'/>
<id>urn:sha1:9c3b6e9251844aac4415df67bdbf6031d5a6df3a</id>
<content type='text'>
This adds a second machine to the meta-crownbay BSP that uses generic
vesa graphics instead of the Intel-proprietary straight 'crownbay'
version that does.

The name of the new machine is 'crownbay-noemgd'.

Though the graphics quality isn't as nice, the binaries for this
version can be distributed without any need for license click-throughs
or the manual step currently required for the EMGD version.

Signed-off-by: Tom Zanussi &lt;tom.zanussi@intel.com&gt;
</content>
</entry>
<entry>
<title>meta-n450: Add new BSP for BlackSand / n450</title>
<updated>2011-01-03T23:36:04+00:00</updated>
<author>
<name>Saul Wold</name>
<email>sgw@linux.intel.com</email>
</author>
<published>2011-01-03T23:33:52+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=9f16424079825d9cb3ba9242ad47a119cc109806'/>
<id>urn:sha1:9f16424079825d9cb3ba9242ad47a119cc109806</id>
<content type='text'>
Signed-off-by: Saul Wold &lt;sgw@linux.intel.com&gt;
</content>
</entry>
<entry>
<title>meta-crownbay: update crownbay SRCREVs</title>
<updated>2011-01-03T23:36:04+00:00</updated>
<author>
<name>Tom Zanussi</name>
<email>tom.zanussi@intel.com</email>
</author>
<published>2010-12-15T21:42:38+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=8744a4b613bf4cf1a36d35ceddd68eee59ec211b'/>
<id>urn:sha1:8744a4b613bf4cf1a36d35ceddd68eee59ec211b</id>
<content type='text'>
Update crownbay machine and meta SRCREVs to point the correct place in
the kernel tree.

In keeping with the 'self-contained' aspect of the BSP, also keep it
in the meta-crownbay layer.

Signed-off-by: Tom Zanussi &lt;tom.zanussi@intel.com&gt;
</content>
</entry>
<entry>
<title>meta-crownbay: new layer for E6xx/EG20T systems</title>
<updated>2011-01-03T23:36:04+00:00</updated>
<author>
<name>Tom Zanussi</name>
<email>tom.zanussi@intel.com</email>
</author>
<published>2010-12-14T04:40:15+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=f09be34c92f2fdbb8dd957dd9581afc3a371fe8b'/>
<id>urn:sha1:f09be34c92f2fdbb8dd957dd9581afc3a371fe8b</id>
<content type='text'>
This layer provides support for Tunnel Creek + Topcliff Intel systems
to laverne (0.90).

It supports the E6xx embedded on-chip graphics via the Intel Embedded
Media and Graphics Driver (EMGD) 1.5 Gold Driver.

The EMGD and EG20T PCH kernel drivers are of course GPL'ed and are
submitted in a separate patchset for the 2.6.34 yocto kernel.

The userspace X drivers and supporting libraries however are closed
and need to be manually copied into the layer before building.  The
details on how to do this can be found in the README doc in
meta-crownbay/.

Signed-off-by: Tom Zanussi &lt;tom.zanussi@intel.com&gt;
</content>
</entry>
</feed>
