<feed xmlns='http://www.w3.org/2005/Atom'>
<title>linux/meta-intel.git, branch honister</title>
<subtitle>[no description]</subtitle>
<id>https://git.enea.com/cgit/linux/meta-intel.git/atom?h=honister</id>
<link rel='self' href='https://git.enea.com/cgit/linux/meta-intel.git/atom?h=honister'/>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/'/>
<updated>2022-08-19T01:29:45+00:00</updated>
<entry>
<title>intel-microcode: upgrade 20220510 -&gt; 20220809</title>
<updated>2022-08-19T01:29:45+00:00</updated>
<author>
<name>Anuj Mittal</name>
<email>anuj.mittal@intel.com</email>
</author>
<published>2022-08-12T02:21:04+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=75db9e135d53b070366cd0beecefd72e4cf135fd'/>
<id>urn:sha1:75db9e135d53b070366cd0beecefd72e4cf135fd</id>
<content type='text'>
Fixes CVE-2022-21233.

Release notes:
https://github.com/intel/Intel-Linux-Processor-Microcode-Data-Files/releases/tag/microcode-20220809

Signed-off-by: Anuj Mittal &lt;anuj.mittal@intel.com&gt;
(cherry picked from commit 0f6e10d5ba47c4695ebf5d92599a82e84f0cf3b0)
Signed-off-by: Anuj Mittal &lt;anuj.mittal@intel.com&gt;
</content>
</entry>
<entry>
<title>intel-microcode: update SRCREV for 20220510</title>
<updated>2022-08-19T01:28:41+00:00</updated>
<author>
<name>Yongxin Liu</name>
<email>yongxin.liu@windriver.com</email>
</author>
<published>2022-08-10T07:47:01+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=d12fead20e0d5e0199d81bd7991d7e335b04e554'/>
<id>urn:sha1:d12fead20e0d5e0199d81bd7991d7e335b04e554</id>
<content type='text'>
The commit 6c0c4691e5bb446e0e428ebca595164709c59586 is missing in upstream
https://github.com/intel/Intel-Linux-Processor-Microcode-Data-Files.

Reference:
https://github.com/intel/Intel-Linux-Processor-Microcode-Data-Files/issues/62.

Use 925555515555 instead of 6c0c4691e5bb. The difference between those
two commits are just some "^M" fixes in releasenote.md.

Signed-off-by: Yongxin Liu &lt;yongxin.liu@windriver.com&gt;
Signed-off-by: Anuj Mittal &lt;anuj.mittal@intel.com&gt;
(cherry picked from commit a29a3b55d21b242aaaafaaa0ef096ab592bf9774)
Signed-off-by: Anuj Mittal &lt;anuj.mittal@intel.com&gt;
</content>
</entry>
<entry>
<title>openvino-inference-engine: remove OpenCL comment</title>
<updated>2022-05-19T09:12:56+00:00</updated>
<author>
<name>Anuj Mittal</name>
<email>anuj.mittal@intel.com</email>
</author>
<published>2022-05-19T04:20:39+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=beeaf0cc0dcd07bb34f1210c65a1ae040c9840cb'/>
<id>urn:sha1:beeaf0cc0dcd07bb34f1210c65a1ae040c9840cb</id>
<content type='text'>
Now that compute runtime and IGC can compile with LLVM 13, remove the
comment saying it doesn't.

Signed-off-by: Anuj Mittal &lt;anuj.mittal@intel.com&gt;
</content>
</entry>
<entry>
<title>intel-microcode: upgrade 20220419 -&gt; 20220510</title>
<updated>2022-05-19T04:19:23+00:00</updated>
<author>
<name>Ovidiu Panait</name>
<email>ovidiu.panait@windriver.com</email>
</author>
<published>2022-05-17T10:51:05+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=3650830a91623c00365207f2413e006d2f47831c'/>
<id>urn:sha1:3650830a91623c00365207f2413e006d2f47831c</id>
<content type='text'>
intel-microcode-20220510 includes fixes for CVE-2021-33117 and CVE-2022-21151.

CVE-2021-33117:
A potential security vulnerability in some 3rd Generation Intel® Xeon® Scalable
Processors may allow information disclosure. Intel is releasing firmware
updates to mitigate this potential vulnerability.

https://www.intel.com/content/www/us/en/security-center/advisory/intel-sa-00586.html

CVE-2022-21151:
A potential security vulnerability in some Intel® Processors may allow
information disclosure. Intel is releasing firmware updates to mitigate this
potential vulnerability.

https://www.intel.com/content/www/us/en/security-center/advisory/intel-sa-00617.html

Signed-off-by: Ovidiu Panait &lt;ovidiu.panait@windriver.com&gt;
Signed-off-by: Anuj Mittal &lt;anuj.mittal@intel.com&gt;
(cherry picked from commit e26d271f1161a9a7256a0eac6de26fdf4601066e)
Signed-off-by: Anuj Mittal &lt;anuj.mittal@intel.com&gt;
</content>
</entry>
<entry>
<title>intel-microcode: upgrade 20220207 -&gt; 20220419</title>
<updated>2022-05-19T04:19:23+00:00</updated>
<author>
<name>Naveen Saini</name>
<email>naveen.kumar.saini@gmail.com</email>
</author>
<published>2022-05-06T09:55:09+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=ddb9b4dcde5a6a5dff104b0197e2ad09306b66e9'/>
<id>urn:sha1:ddb9b4dcde5a6a5dff104b0197e2ad09306b66e9</id>
<content type='text'>
Signed-off-by: Naveen Saini &lt;naveen.kumar.saini@intel.com&gt;
Signed-off-by: Anuj Mittal &lt;anuj.mittal@intel.com&gt;
(cherry picked from commit 6c9d750d7defcbb250a16f530b45302bce72ec46)
Signed-off-by: Anuj Mittal &lt;anuj.mittal@intel.com&gt;
</content>
</entry>
<entry>
<title>intel-compute-runtime: enable builtins</title>
<updated>2022-05-19T04:18:37+00:00</updated>
<author>
<name>Anuj Mittal</name>
<email>anuj.mittal@intel.com</email>
</author>
<published>2022-05-19T01:27:41+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=0bdc245a6ea64f56d462d519b868104343de85ad'/>
<id>urn:sha1:0bdc245a6ea64f56d462d519b868104343de85ad</id>
<content type='text'>
IGC crash has now been resolved so we can go back to default settings.

Signed-off-by: Anuj Mittal &lt;anuj.mittal@intel.com&gt;
</content>
</entry>
<entry>
<title>intel-graphics-compiler: LLVM 13 fixes</title>
<updated>2022-05-19T04:02:58+00:00</updated>
<author>
<name>Anuj Mittal</name>
<email>anuj.mittal@intel.com</email>
</author>
<published>2022-05-19T01:25:59+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=3403a5813748065877552f8c220ba5e9b726cbd4'/>
<id>urn:sha1:3403a5813748065877552f8c220ba5e9b726cbd4</id>
<content type='text'>
Backport LLVM 13 fixes from upstream. This fixes the crashes when
invoking ocloc after enabling built-ins in compute-runtime.

Also see:
https://github.com/intel/intel-graphics-compiler/issues/204

Signed-off-by: Anuj Mittal &lt;anuj.mittal@intel.com&gt;
</content>
</entry>
<entry>
<title>linux-intel-rt/5.10: update to v5.10.100</title>
<updated>2022-05-10T07:27:06+00:00</updated>
<author>
<name>Ezhilarasan</name>
<email>ezhilarasanx.s@intel.com</email>
</author>
<published>2022-04-27T05:13:08+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=c4222554c750749ce324482236cac138b467f3c6'/>
<id>urn:sha1:c4222554c750749ce324482236cac138b467f3c6</id>
<content type='text'>
Signed-off-by: Ezhilarasan &lt;ezhilarasanx.s@intel.com&gt;
Signed-off-by: Anuj Mittal &lt;anuj.mittal@intel.com&gt;
</content>
</entry>
<entry>
<title>linux-intel/5.10: update to v5.10.100</title>
<updated>2022-05-10T07:27:00+00:00</updated>
<author>
<name>Ezhilarasan</name>
<email>ezhilarasanx.s@intel.com</email>
</author>
<published>2022-04-27T05:13:07+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=297f460194e047d6bbe23ed92652fc674f2bbea1'/>
<id>urn:sha1:297f460194e047d6bbe23ed92652fc674f2bbea1</id>
<content type='text'>
Signed-off-by: Ezhilarasan &lt;ezhilarasanx.s@intel.com&gt;
Signed-off-by: Anuj Mittal &lt;anuj.mittal@intel.com&gt;
</content>
</entry>
<entry>
<title>zlib: fix CVE-2018-25032</title>
<updated>2022-04-05T05:53:26+00:00</updated>
<author>
<name>Chee Yang Lee</name>
<email>chee.yang.lee@intel.com</email>
</author>
<published>2022-04-01T10:00:12+00:00</published>
<link rel='alternate' type='text/html' href='https://git.enea.com/cgit/linux/meta-intel.git/commit/?id=daf5c125a744d45d8fa395b576147edd5a714f5c'/>
<id>urn:sha1:daf5c125a744d45d8fa395b576147edd5a714f5c</id>
<content type='text'>
CVE-2018-25032 fixes at oe-core causing fuzz and build error,
backport the patch with fuzz fixed and another patch to fix build error.

Signed-off-by: Chee Yang Lee &lt;chee.yang.lee@intel.com&gt;
Signed-off-by: Anuj Mittal &lt;anuj.mittal@intel.com&gt;
</content>
</entry>
</feed>
