diff options
| author | Mark Hatle <mark.hatle@windriver.com> | 2015-10-20 10:54:33 -0500 |
|---|---|---|
| committer | Richard Purdie <richard.purdie@linuxfoundation.org> | 2015-11-16 11:39:26 +0000 |
| commit | fd4f4d299e404ec01595e9df37c192435cbff595 (patch) | |
| tree | 6970db3d43440f8cf5901ed3e3693f2e5a1ded6c /meta/recipes-devtools/binutils | |
| parent | fc45deac89ef63ca1c44e763c38ced7dfd72cbe1 (diff) | |
| download | poky-fd4f4d299e404ec01595e9df37c192435cbff595.tar.gz | |
binutils: Fix octeon3 disassembly patch
The structure has apparently changed, and there was a missing
setting. This corrects a segfault when disassembling code.
(From OE-Core rev: 2e8f1ffe3a8d7740b0ac68eefbba3fe28f7ba6d4)
Signed-off-by: Mark Hatle <mark.hatle@windriver.com>
Signed-off-by: Ross Burton <ross.burton@intel.com>
Signed-off-by: Richard Purdie <richard.purdie@linuxfoundation.org>
Diffstat (limited to 'meta/recipes-devtools/binutils')
| -rw-r--r-- | meta/recipes-devtools/binutils/binutils/binutils-octeon3.patch | 2 |
1 files changed, 1 insertions, 1 deletions
diff --git a/meta/recipes-devtools/binutils/binutils/binutils-octeon3.patch b/meta/recipes-devtools/binutils/binutils/binutils-octeon3.patch index 6108c0d5cb..4e8c69f3ed 100644 --- a/meta/recipes-devtools/binutils/binutils/binutils-octeon3.patch +++ b/meta/recipes-devtools/binutils/binutils/binutils-octeon3.patch | |||
| @@ -229,7 +229,7 @@ Index: git/opcodes/mips-dis.c | |||
| 229 | + { "octeon3", 1, bfd_mach_mips_octeon3, CPU_OCTEON3, | 229 | + { "octeon3", 1, bfd_mach_mips_octeon3, CPU_OCTEON3, |
| 230 | + ISA_MIPS64R2 | INSN_OCTEON3, ASE_VIRT | ASE_VIRT64, | 230 | + ISA_MIPS64R2 | INSN_OCTEON3, ASE_VIRT | ASE_VIRT64, |
| 231 | + mips_cp0_names_numeric, | 231 | + mips_cp0_names_numeric, |
| 232 | + NULL, 0, mips_hwr_names_numeric }, | 232 | + NULL, 0, mips_cp1_names_mips3264, mips_hwr_names_numeric }, |
| 233 | + | 233 | + |
| 234 | { "xlr", 1, bfd_mach_mips_xlr, CPU_XLR, | 234 | { "xlr", 1, bfd_mach_mips_xlr, CPU_XLR, |
| 235 | ISA_MIPS64 | INSN_XLR, 0, | 235 | ISA_MIPS64 | INSN_XLR, 0, |