summaryrefslogtreecommitdiffstats
path: root/recipes-kernel/linux/linux-ti33x-psp-3.2/3.2.24/0008-drm-i915-fix-operator-precedence-when-enabling-RC6p.patch
diff options
context:
space:
mode:
Diffstat (limited to 'recipes-kernel/linux/linux-ti33x-psp-3.2/3.2.24/0008-drm-i915-fix-operator-precedence-when-enabling-RC6p.patch')
-rw-r--r--recipes-kernel/linux/linux-ti33x-psp-3.2/3.2.24/0008-drm-i915-fix-operator-precedence-when-enabling-RC6p.patch34
1 files changed, 34 insertions, 0 deletions
diff --git a/recipes-kernel/linux/linux-ti33x-psp-3.2/3.2.24/0008-drm-i915-fix-operator-precedence-when-enabling-RC6p.patch b/recipes-kernel/linux/linux-ti33x-psp-3.2/3.2.24/0008-drm-i915-fix-operator-precedence-when-enabling-RC6p.patch
new file mode 100644
index 00000000..18b111fc
--- /dev/null
+++ b/recipes-kernel/linux/linux-ti33x-psp-3.2/3.2.24/0008-drm-i915-fix-operator-precedence-when-enabling-RC6p.patch
@@ -0,0 +1,34 @@
1From 2c5df93ac56c5ec76f87a0daf418966abb25b03b Mon Sep 17 00:00:00 2001
2From: Eugeni Dodonov <eugeni.dodonov@intel.com>
3Date: Thu, 23 Feb 2012 23:57:06 -0200
4Subject: [PATCH 008/109] drm/i915: fix operator precedence when enabling RC6p
5
6commit c0e2ee1bc0cf82eec89e26b7afe7e4db0561b7d9 upstream.
7
8As noticed by Torsten Kaiser, the operator precedence can play tricks with
9us here.
10
11CC: Dave Airlie <airlied@redhat.com>
12Signed-off-by: Eugeni Dodonov <eugeni.dodonov@intel.com>
13Signed-off-by: Jesse Barnes <jbarnes@virtuousgeek.org>
14Signed-off-by: Ben Hutchings <ben@decadent.org.uk>
15---
16 drivers/gpu/drm/i915/intel_display.c | 2 +-
17 1 files changed, 1 insertions(+), 1 deletions(-)
18
19diff --git a/drivers/gpu/drm/i915/intel_display.c b/drivers/gpu/drm/i915/intel_display.c
20index c63ca5f..cc75c4b 100644
21--- a/drivers/gpu/drm/i915/intel_display.c
22+++ b/drivers/gpu/drm/i915/intel_display.c
23@@ -8044,7 +8044,7 @@ void gen6_enable_rps(struct drm_i915_private *dev_priv)
24
25 if (intel_enable_rc6(dev_priv->dev))
26 rc6_mask = GEN6_RC_CTL_RC6_ENABLE |
27- (IS_GEN7(dev_priv->dev)) ? GEN6_RC_CTL_RC6p_ENABLE : 0;
28+ ((IS_GEN7(dev_priv->dev)) ? GEN6_RC_CTL_RC6p_ENABLE : 0);
29
30 I915_WRITE(GEN6_RC_CONTROL,
31 rc6_mask |
32--
331.7.7.6
34