| |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
Correct the port order to only list SDVOB and LVDS.
Update the Edid flags as appropriate. No EDID over LVDS. Enable built-in
and edid timings as well as DTDs for the SDVOB port.
Force 24-bit mode for LVDS port to work around an apparent bug with EMGD
in which the default 18-bit mode results in a dim display using the
secondary (LVDS) HDMI port (lower port).
Add backlight intensity and inverter frequency specifications for the
LVDS port per the note in the EMGD 1.14 User Guide (p 184) for E6xx
CPUs.
Signed-off-by: Darren Hart <dvhart@linux.intel.com>
|
