| Commit message (Collapse) | Author | Age | Files | Lines |
|
|
|
|
|
|
|
| |
add links in the README so that one can find further details of the
platforms supported by this BSP.
Signed-off-by: Rahul Saxena <rahul.saxena@intel.com>
Signed-off-by: Tom Zanussi <tom.zanussi@intel.com>
|
|
|
|
|
|
|
|
| |
The WEBTITLE will be used to publish the BSP on the Yocto Project Website.
And adding the Yocto Project Compliance information for the 1.3 release.
Signed-off-by: Rahul Saxena <rahul.saxena@intel.com>
Signed-off-by: Tom Zanussi <tom.zanussi@intel.com>
|
|
|
|
|
|
|
|
|
|
| |
support
Add CPU and Chipset product names. Explicitly state support for Gfx & Media
acceleration.
Signed-off-by: Rahul Saxena <rahul.saxena@intel.com>
Signed-off-by: Tom Zanussi <tom.zanussi@intel.com>
|
|
|
|
|
|
|
|
|
|
|
|
| |
The gst-ffmpeg recipe in oe-core had LICENSE_FLAGS added to make it
"commercial", so to avoid build errors the BSPs that use it (via the
gst-va-intel VA_FEATURE) should only include it if the user has added
"commercial" to LICENSE_FLAGS_WHITELIST when building.
This adds a conditional to detect that, along with a NOTE in the
README to explain the need for the flag.
Signed-off-by: Tom Zanussi <tom.zanussi@intel.com>
|
|
|
|
|
|
| |
This driver update fixes a memory leak bug
Signed-off-by: Rahul Saxena <rahul.saxena@intel.com>
|
|
|
|
|
|
|
| |
This update of the driver enables support for B3 stepping of
Cedarview processor and also support for DP/eDP ports.
Signed-off-by: Rahul Saxena <rahul.saxena@intel.com>
|
|
|
|
|
|
|
|
| |
Add instructions on how to build with pvr graphics
support and how to build with custom image.
Signed-off-by: Kishore Bodke <kishore.k.bodke@intel.com>
Signed-off-by: Tom Zanussi <tom.zanussi@intel.com>
|
|
This layer provides the initial version of the BSP for Cedar Trail
platform. The Cedar Trail platform is based on the Cedarview processor
and Tiger Point Chipset.
Signed-off-by: Kishore Bodke <kishore.k.bodke@intel.com>
Signed-off-by: Tom Zanussi <tom.zanussi@intel.com>
|