| Commit message (Collapse) | Author | Age | Files | Lines |
|
|
|
|
|
|
|
|
| |
The kernel cache was refactored and this feature was moved, and is now
included in intel-common BSPs by default. This option is no longer
necessary and by pointing to the wrong location was breaking builds.
Signed-off-by: California Sullivan <california.l.sullivan@intel.com>
Signed-off-by: Saul Wold <sgw@linux.intel.com>
|
|
|
|
|
|
|
| |
With this major CVE an update to the kernel is required.
Signed-off-by: California Sullivan <california.l.sullivan@intel.com>
Signed-off-by: Saul Wold <sgw@linux.intel.com>
|
|
|
|
|
|
|
| |
The dedicated standard branch for Intel platforms has been renamed to
standard/intel/base - update the 4.1 kernel recipe accordingly.
Signed-off-by: Tom Zanussi <tom.zanussi@linux.intel.com>
|
|
|
|
|
|
|
| |
Backports of upstream spi changes for Broxton and Apollo lake support.
Signed-off-by: California Sullivan <california.l.sullivan@intel.com>
Signed-off-by: Saul Wold <sgw@linux.intel.com>
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
This SRCREV update also includes the fix to CVE-2016-0728.
An intermittent graphics bug that appears to be harmless besides spamming
dmesg has been observed on this release, but it is very rare and no method
to reproduce or patch to fix it has been found.
The graphics bug observed is "vblank wait timed out on crtc 0" followed by
a call trace.
Signed-off-by: California Sullivan <california.l.sullivan@intel.com>
Signed-off-by: Saul Wold <sgw@linux.intel.com>
|
|
|
|
| |
Signed-off-by: Saul Wold <sgw@linux.intel.com>
|
|
|
|
|
|
|
| |
Refactor meta-data slightly so they are sharing common information
via SRCREV_META_INTEL_COMMON, SRCREV_MACHINE_INTEL_COMMON, ...
Signed-off-by: Saul Wold <sgw@linux.intel.com>
|
|
|
|
|
|
|
| |
This ensures that the CONFIG_PWM_LPSS_PLATFORM=m to baytrial.cfg which
was missing and needed for the MinnowboardMax
Signed-off-by: Saul Wold <sgw@linux.intel.com>
|
|
|
|
|
|
| |
Updating the META SRCREVs to make the nf_tables feature available.
Signed-off-by: Saul Wold <sgw@linux.intel.com>
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
dbe692d Ville Syrjälä drm/i915: Fix the VBT child device parsing for BSW
52a4a9f Michel Thierry drm/i915/gen8: Initialize page tables
a95cb62f Michel Thierry drm/i915: Remove unnecessary gen8_ppgtt_unmap_pages
a24d98f Michel Thierry drm/i915: Remove _entry from PPGTT page structures
a8abc11 Ville Syrjälä drm/i915: Only wait for required lanes in vlv_wait_port_ready()
8135418 Ville Syrjälä Revert drm/i915: Hack to tie both common lanes together on chv
d660fc1 Ville Syrjälä drm/i915: Work around DISPLAY_PHY_CONTROL register corruption on CHV
0e797e9 Ville Syrjälä drm/i915: Implement chv display PHY lane stagger setup
Signed-off-by: Saul Wold <sgw@linux.intel.com>
|
|
|
|
|
|
|
|
|
|
| |
Updating the SRCREVs to integrate the following backports:
52a4a9f4a2b4 drm/i915/gen8: Initialize page tables
a95cb62f8e85 drm/i915: Remove unnecessary gen8_ppgtt_unmap_pages
a24d98fc488d drm/i915: Remove _entry from PPGTT page structures
Signed-off-by: Saul Wold <sgw@linux.intel.com>
|
|
|
|
| |
Signed-off-by: Saul Wold <sgw@linux.intel.com>
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
Setting the SRCREVs to import the following changes in the
4.1 kernel tree:
79a31b9d23db hid-core: Avoid uninitialized buffer access
121593d3a0a4 aufs: call mutex.owner only when DEBUG_MUTEXES or MUTEX_SPIN_ON_OWNER is defined
efa7952a190f Bluetooth: Delay check for conn->smp in smp_conn_security()
69428ec43bd9 cc2520: set the default fifo pin value from platform data
ee0ddf37f3d6 fs/yaffs2: Fix a judgement logic for ACL operations
fff29e47f5c4 yaffs2: remove read and write methods
b3b9d030ad84 yaffs2: replace f_dentry to f_path.dentry
This also address an issue with booting/installing to older Intel devices (emenlow)
Signed-off-by: Saul Wold <sgw@linux.intel.com>
|
|
|
|
|
|
|
|
| |
This SRCREV update to add the 6lowpan related patch to 4.1.
The some fs related patches are merged to 4.1 too.
Signed-off-by: Wu Zheng <wu.zheng@intel.com>
Signed-off-by: Saul Wold <sgw@linux.intel.com>
|
|
|
|
|
|
|
|
|
|
| |
This SRCREV update pulls in the 4.1.6 Stable kernel and adds
the coretemp thermal driver to intel-common.
It also cleans up the quark BSP and adds the quark specific thermal
code.
Signed-off-by: Saul Wold <sgw@linux.intel.com>
|
|
This creates a new bbappend to allow the BSPs to select the 4.1 kernel
as their base kernel.
Signed-off-by: Saul Wold <sgw@linux.intel.com>
|