diff options
| author | Chang Rebecca Swee Fun <rebecca.swee.fun.chang@intel.com> | 2015-06-11 16:57:05 +0800 |
|---|---|---|
| committer | Saul Wold <sgw@linux.intel.com> | 2015-06-12 14:56:50 -0700 |
| commit | 28e8017ab8ba4f4d9e3fe5a5346bf31b3334bbbb (patch) | |
| tree | e84e047b06b74a492ed7747800d871c707cb5481 /meta-romley | |
| parent | f9738ec19d3b2864c0bd71b9bb3418d16e922a12 (diff) | |
| download | meta-intel-3.1-fido-1.8.tar.gz | |
linux-yocto_3.19: Update SRCREV to include driver update3.1-fido-1.8
Update SRCREV for linux-yocto-3.19 to include the following commits:
e152349 drm/i915: Reset CSB read pointer in ring init
a87a6ff drm/i915/bdw: Enable execlists by default where supported
6c21811 fs: aufs: fix a build error for archs which doesn't support MUTEX_SPIN_
f7e6e36 fs: yaffs2: kill f_dentry uses
2a5e3b1 intel_idle: Add support for the Airmont Core in the Cherrytrail and Bra
28c0578 intel_idle: Update support for Silvermont Core in Baytrail SOC
77bec57 intel_idle: Add ->enter_freeze callbacks
ae682f3 intel_idle: support additional Broadwell model
3c88608 PM / sleep: Make it possible to quiesce timers during suspend-to-idle
cd240b6 PM / sleep: Re-implement suspend-to-idle handling
d3c0b95 drm/i915: New offset for reading frequencies on CHV.
dac6bab drm/i915/chv: Populate total EU count on Cherryview
a3f6f39 arm64: psci: move psci firmware calls out of line
374b5d0 drm/i915: Only wait for required lanes in vlv_wait_port_ready()
fca99e8 Revert "drm/i915: Hack to tie both common lanes together on chv"
00682f3 drm/i915: Work around DISPLAY_PHY_CONTROL register corruption on CHV
654b1a4 drm/i915: Implement chv display PHY lane stagger setup
Signed-off-by: Chang Rebecca Swee Fun <rebecca.swee.fun.chang@intel.com>
Signed-off-by: Saul Wold <sgw@linux.intel.com>
Diffstat (limited to 'meta-romley')
0 files changed, 0 insertions, 0 deletions