summaryrefslogtreecommitdiffstats
path: root/recipes-bsp/rcw/rcw_git.bb
diff options
context:
space:
mode:
authorChunrong Guo <chunrong.guo@nxp.com>2019-10-14 16:41:42 +0800
committerOtavio Salvador <otavio@ossystems.com.br>2019-10-21 09:07:06 -0300
commitd17c55315f0438cc0e4a22eadcaf91686a77fcd8 (patch)
tree95a724563dfdf39fd860e9036c02a09d8aef57e1 /recipes-bsp/rcw/rcw_git.bb
parent89f70e07ef36237511964125dc3ba97294cdb50c (diff)
downloadmeta-freescale-d17c55315f0438cc0e4a22eadcaf91686a77fcd8.tar.gz
rcw: update to b73c4f6
*update to lsdk 1909 tag b73c4f6 - lx2160a: Add workaround for erratum A-050234 1569e64 - ls1028aqds: Fix the RCW with SerDes protocol 0x13BB 815f861 - ls1028a-qds: add RCWs for 65bb, 7777, 9999 6d95c2d - ls1028a-qds: enable RGMII for R_xxxx RCWs fffd9a8 - ls1028a: fix file attributes 7887c74 - ls1046ardb: Generate swapped output for 5559/1400 and 5506/1600 QSPI binaries 3204e9b - Makefile.inc: Preserve unswapped output when generating swapped binaries 69e81b9 - GenerateHex.sh : Script to generate hexdump of all RCW bins 1eb4d23 - Makefile.inc: Restore per-board default target of "all". c17e819 - lx2160aqds: add lx2160aqds RCW for protocol 14_5_2 6f1693c - lx2160aqds: add lx2160aqds RCW for 2000_800_2900_13_5_2 5663f62 - rcw: ls1028aqds: add 1500MHz cpu frequency support ff419a4 - rcw: ls1028a: add 1500MHz cpu frequency support 3f744d3 - Convert to python3 1e66c19 - ls1021atsn: Add RCW files for QSPI and microSD boot c2f30bf - ls1021a: Fix "strenth" typo 92f69d5 - Replace old byte_swap.tcl infrastructure for QSPI booting 869c0d7 - Makefile.inc: Remove support for .txt source files d768ea5 - Move QSPI endianness swap to separate PBI command file for all SoCs 5888801 - rcw.py: Fix example of dont64bswapcrc d83bd3c - ls1046ardb: Add PCIe EP support with SD boot mode *use Python3 to build Signed-off-by: Chunrong Guo <chunrong.guo@nxp.com>
Diffstat (limited to 'recipes-bsp/rcw/rcw_git.bb')
-rw-r--r--recipes-bsp/rcw/rcw_git.bb4
1 files changed, 2 insertions, 2 deletions
diff --git a/recipes-bsp/rcw/rcw_git.bb b/recipes-bsp/rcw/rcw_git.bb
index 3808a712..fed9f864 100644
--- a/recipes-bsp/rcw/rcw_git.bb
+++ b/recipes-bsp/rcw/rcw_git.bb
@@ -8,11 +8,11 @@ DEPENDS += "change-file-endianess-native tcl-native"
8inherit deploy siteinfo 8inherit deploy siteinfo
9 9
10SRC_URI = "git://source.codeaurora.org/external/qoriq/qoriq-components/rcw;nobranch=1" 10SRC_URI = "git://source.codeaurora.org/external/qoriq/qoriq-components/rcw;nobranch=1"
11SRCREV = "93358b4872bc69f1e3757739d70f20c8b18894e4" 11SRCREV = "b73c4f6e5ad772aca5a8990f0ccc45d387ee7ac6"
12 12
13S = "${WORKDIR}/git" 13S = "${WORKDIR}/git"
14 14
15export PYTHON = "${USRBINPATH}/python2" 15export PYTHON = "${USRBINPATH}/python3"
16 16
17M="${@d.getVar('MACHINE').replace('-64b','').replace('-32b','').replace('-${SITEINFO_ENDIANNESS}','')}" 17M="${@d.getVar('MACHINE').replace('-64b','').replace('-32b','').replace('-${SITEINFO_ENDIANNESS}','')}"
18 18