From bde3b9305a5a45b85a6027b42562aa38d8fba8ef Mon Sep 17 00:00:00 2001 From: Adrian Calianu Date: Thu, 31 Mar 2016 10:26:45 +0200 Subject: ls1021a: Add device tree for an old revision Device tree for ls1021a TWR revision number: 700-28040 rev X3 Signed-off-by: Adrian Calianu --- recipes-kernel/linux/linux-ls1/ls1021twr_revX3.dts | 892 +++++++++++++++++++++ recipes-kernel/linux/linux-ls1_3.12.bbappend | 10 + 2 files changed, 902 insertions(+) create mode 100644 recipes-kernel/linux/linux-ls1/ls1021twr_revX3.dts create mode 100644 recipes-kernel/linux/linux-ls1_3.12.bbappend diff --git a/recipes-kernel/linux/linux-ls1/ls1021twr_revX3.dts b/recipes-kernel/linux/linux-ls1/ls1021twr_revX3.dts new file mode 100644 index 0000000..8c085c8 --- /dev/null +++ b/recipes-kernel/linux/linux-ls1/ls1021twr_revX3.dts @@ -0,0 +1,892 @@ +/dts-v1/; + +/ { + #address-cells = <0x00000002>; + #size-cells = <0x00000002>; + compatible = "fsl,ls1021a"; + interrupt-parent = <0x00000001>; + model = "LS1021A TWR Board"; + chosen { + }; + aliases { + serial0 = "/soc/serial@2950000"; + serial1 = "/soc/serial@2960000"; + serial2 = "/soc/serial@2970000"; + serial3 = "/soc/serial@2980000"; + serial4 = "/soc/serial@2990000"; + serial5 = "/soc/serial@29a0000"; + gpio0 = "/soc/gpio@2300000"; + gpio1 = "/soc/gpio@2310000"; + gpio2 = "/soc/gpio@2320000"; + gpio3 = "/soc/gpio@2330000"; + ethernet0 = "/soc/ethernet@2d10000"; + ethernet1 = "/soc/ethernet@2d50000"; + ethernet2 = "/soc/ethernet@2d90000"; + }; + memory { + device_type = "memory"; + reg = <0x00000000 0x80000000 0x00000000 0x20000000>; + }; + cpus { + #address-cells = <0x00000001>; + #size-cells = <0x00000000>; + cpu@0 { + compatible = "arm,cortex-a7"; + device_type = "cpu"; + reg = <0x00000f00>; + }; + cpu@1 { + compatible = "arm,cortex-a7"; + device_type = "cpu"; + reg = <0x00000f01>; + }; + }; + timer { + compatible = "arm,armv7-timer"; + interrupts = <0x00000001 0x0000000d 0x00000308 0x00000001 0x0000000e 0x00000308 0x00000001 0x0000000b 0x00000308 0x00000001 0x0000000a 0x00000308>; + }; + pmu { + compatible = "arm,cortex-a7-pmu"; + interrupts = <0x00000000 0x0000008a 0x00000004 0x00000000 0x0000008b 0x00000004>; + }; + soc { + #address-cells = <0x00000002>; + #size-cells = <0x00000002>; + compatible = "simple-bus"; + interrupt-parent = <0x00000001>; + ranges; + interrupt-controller@1400000 { + compatible = "arm,cortex-a15-gic"; + #interrupt-cells = <0x00000003>; + interrupt-controller; + reg = <0x00000000 0x01401000 0x00000000 0x00001000 0x00000000 0x01402000 0x00000000 0x00001000 0x00000000 0x01404000 0x00000000 0x00002000 0x00000000 0x01406000 0x00000000 0x00002000>; + interrupts = <0x00000001 0x00000009 0x00000304>; + linux,phandle = <0x00000001>; + phandle = <0x00000001>; + }; + tzasc@1500000 { + reg = <0x00000000 0x01500000 0x00000000 0x00010000>; + interrupts = <0x00000000 0x0000007d 0x00000004>; + status = "disabled"; + }; + ifc@1530000 { + compatible = "fsl,ls1021a-ifc", "fsl,ifc", "simple-bus"; + reg = <0x00000000 0x01530000 0x00000000 0x00010000>; + interrupts = <0x00000000 0x0000004b 0x00000004>; + status = "okay"; + #address-cells = <0x00000002>; + #size-cells = <0x00000001>; + ranges = <0x00000000 0x00000000 0x00000000 0x60000000 0x08000000 0x00000002 0x00000000 0x00000000 0x7fb00000 0x00000100>; + nor@0,0 { + #address-cells = <0x00000001>; + #size-cells = <0x00000001>; + compatible = "cfi-flash"; + reg = <0x00000000 0x00000000 0x08000000>; + bank-width = <0x00000002>; + device-width = <0x00000001>; + }; + board-control@2,0 { + #address-cells = <0x00000001>; + #size-cells = <0x00000001>; + compatible = "fsl,ls1021aqds-fpga", "fsl,fpga-qixis"; + reg = <0x00000002 0x00000000 0x00000100>; + bank-width = <0x00000001>; + device-width = <0x00000001>; + ranges = <0x00000000 0x00000002 0x00000000 0x00000100>; + }; + }; + dcfg@1ee0000 { + compatible = "fsl,ls1021a-dcfg"; + reg = <0x00000000 0x01ee0000 0x00000000 0x00010000>; + }; + quadspi@1550000 { + #address-cells = <0x00000001>; + #size-cells = <0x00000000>; + compatible = "fsl,vf610-qspi"; + reg = <0x00000000 0x01550000 0x00000000 0x00010000>; + interrupts = <0x00000000 0x00000083 0x00000004>; + clock-names = "qspi_en", "qspi"; + clocks = <0x00000002 0x00000001 0x00000002 0x00000001>; + big-endian; + amba-base = <0x40000000>; + status = "okay"; + num-cs = <0x00000002>; + s25fl128s@0 { + #address-cells = <0x00000001>; + #size-cells = <0x00000001>; + compatible = "spansion,s25fl128s"; + spi-max-frequency = <0x01312d00>; + reg = <0x00000000>; + partition@0 { + label = "s25fl128s-0"; + reg = <0x00000000 0x01000000>; + }; + }; + }; + esdhc@1560000 { + compatible = "fsl,ls1021a-esdhc", "fsl,esdhc"; + reg = <0x00000000 0x01560000 0x00000000 0x00010000>; + interrupts = <0x00000000 0x0000005e 0x00000004>; + clock-frequency = <0x00000000>; + voltage-ranges = <0x00000708 0x00000708 0x00000ce4 0x00000ce4>; + sdhci,auto-cmd12; + big-endian; + bus-width = <0x00000004>; + status = "disabled"; + }; + scfg@1570000 { + compatible = "fsl,ls1021a-scfg"; + reg = <0x00000000 0x01570000 0x00000000 0x00010000>; + }; + crypto@1700000 { + compatible = "fsl,sec-v5.3", "fsl,sec-v5.0", "fsl,sec-v4.0"; + fsl,sec-era = <0x00000004>; + #address-cells = <0x00000001>; + #size-cells = <0x00000001>; + reg = <0x00000000 0x01700000 0x00000000 0x00100000>; + ranges = <0x00000000 0x00000000 0x01700000 0x00100000>; + interrupts = <0x00000000 0x0000006b 0x00000004>; + jr@10000 { + compatible = "fsl,sec-v5.3-job-ring", "fsl,sec-v5.0-job-ring", "fsl,sec-v4.0-job-ring"; + reg = <0x00010000 0x00010000>; + interrupts = <0x00000000 0x00000067 0x00000004>; + }; + jr@20000 { + compatible = "fsl,sec-v5.3-job-ring", "fsl,sec-v5.0-job-ring", "fsl,sec-v4.0-job-ring"; + reg = <0x00020000 0x00010000>; + interrupts = <0x00000000 0x00000068 0x00000004>; + }; + jr@30000 { + compatible = "fsl,sec-v5.3-job-ring", "fsl,sec-v5.0-job-ring", "fsl,sec-v4.0-job-ring"; + reg = <0x00030000 0x00010000>; + interrupts = <0x00000000 0x00000069 0x00000004>; + }; + jr@40000 { + compatible = "fsl,sec-v5.3-job-ring", "fsl,sec-v5.0-job-ring", "fsl,sec-v4.0-job-ring"; + reg = <0x00040000 0x00010000>; + interrupts = <0x00000000 0x0000006a 0x00000004>; + }; + }; + sfp@1e80000 { + reg = <0x00000000 0x01e80000 0x00000000 0x00010000>; + status = "disabled"; + }; + snvs@1e90000 { + reg = <0x00000000 0x01e90000 0x00000000 0x00010000>; + status = "disabled"; + }; + serdes1@1ea0000 { + reg = <0x00000000 0x01ea0000 0x00000000 0x00010000>; + status = "disabled"; + }; + clocking@1ee1000 { + compatible = "fsl,ls1021a-clockgen"; + reg = <0x00000000 0x01ee1000 0x00000000 0x00010000>; + #address-cells = <0x00000001>; + #size-cells = <0x00000000>; + sysclk { + compatible = "fsl,sys-clock"; + #clock-cells = <0x00000000>; + clock-frequency = <0x05f5e100>; + clock-output-names = "sysclk"; + linux,phandle = <0x00000003>; + phandle = <0x00000003>; + }; + pll1@800 { + compatible = "fsl,core-pll-clock"; + #clock-cells = <0x00000001>; + reg = <0x00000800>; + clocks = <0x00000003>; + clock-output-names = "cga-pll1", "cga-pll1-div2", "cga-pll1-div3", "cga-pll1-div4"; + linux,phandle = <0x00000004>; + phandle = <0x00000004>; + }; + pll2@820 { + compatible = "fsl,core-pll-clock"; + #clock-cells = <0x00000001>; + reg = <0x00000820>; + clocks = <0x00000003>; + clock-output-names = "cga-pll2", "cga-pll2-div2", "cga-pll2-div3", "cga-pll2-div4"; + }; + pll@c00 { + compatible = "fsl,core-pll-clock"; + #clock-cells = <0x00000001>; + reg = <0x00000c00>; + clocks = <0x00000003>; + clock-output-names = "platform-clk", "platform-clk-div2"; + linux,phandle = <0x00000002>; + phandle = <0x00000002>; + }; + clk0c0@0 { + compatible = "fsl,core-mux-clock"; + #clock-cells = <0x00000001>; + reg = <0x00000000>; + clock-names = "pll1cga", "pll1cga-div2"; + clocks = <0x00000004 0x00000000 0x00000004 0x00000002>; + clock-output-names = "cluster1-clk"; + }; + }; + rcpm@1ee2000 { + compatible = "fsl,ls1021a-rcpm", "fsl,qoriq-rcpm-2.1"; + reg = <0x00000000 0x01ee2000 0x00000000 0x00010000>; + }; + dspi@2100000 { + #address-cells = <0x00000001>; + #size-cells = <0x00000000>; + compatible = "fsl,vf610-dspi"; + reg = <0x00000000 0x02100000 0x00000000 0x00010000>; + interrupts = <0x00000000 0x00000060 0x00000004>; + clock-names = "dspi"; + clocks = <0x00000002 0x00000001>; + spi-num-chipselects = <0x00000005>; + big-endian; + status = "disabled"; + }; + dspi@2110000 { + #address-cells = <0x00000001>; + #size-cells = <0x00000000>; + compatible = "fsl,vf610-dspi"; + reg = <0x00000000 0x02110000 0x00000000 0x00010000>; + interrupts = <0x00000000 0x00000061 0x00000004>; + clock-names = "dspi"; + clocks = <0x00000002 0x00000001>; + spi-num-chipselects = <0x00000005>; + big-endian; + status = "okay"; + bus-num = <0x00000000>; + s25fl064k@0 { + #address-cells = <0x00000001>; + #size-cells = <0x00000001>; + compatible = "spansion,s25fl064k"; + spi-max-frequency = "", "�$"; + spi-cpol; + spi-cpha; + reg = <0x00000000>; + }; + }; + i2c@2180000 { + #address-cells = <0x00000001>; + #size-cells = <0x00000000>; + compatible = "fsl,vf610-i2c"; + reg = <0x00000000 0x02180000 0x00000000 0x00010000>; + interrupts = <0x00000000 0x00000058 0x00000004>; + clock-names = "i2c"; + clocks = <0x00000002 0x00000001>; + dmas = <0x00000005 0x00000001 0x00000027 0x00000005 0x00000001 0x00000026>; + dma-names = "tx", "rx"; + status = "okay"; + }; + i2c@2190000 { + #address-cells = <0x00000001>; + #size-cells = <0x00000000>; + compatible = "fsl,vf610-i2c"; + reg = <0x00000000 0x02190000 0x00000000 0x00010000>; + interrupts = <0x00000000 0x00000059 0x00000004>; + clock-names = "i2c"; + clocks = <0x00000002 0x00000001>; + status = "okay"; + sgtl5000@14 { + compatible = "fsl,sgtl5000"; + reg = <0x00000014>; + VDDA-supply = <0x00000006>; + VDDIO-supply = <0x00000006>; + clocks = <0x00000002 0x00000001>; + linux,phandle = <0x0000000f>; + phandle = <0x0000000f>; + }; + }; + i2c@21a0000 { + #address-cells = <0x00000001>; + #size-cells = <0x00000000>; + compatible = "fsl,vf610-i2c"; + reg = <0x00000000 0x021a0000 0x00000000 0x00010000>; + interrupts = <0x00000000 0x0000005a 0x00000004>; + clock-names = "i2c"; + clocks = <0x00000002 0x00000001>; + status = "disabled"; + }; + serial@21c0500 { + compatible = "ns16550"; + reg = <0x00000000 0x021c0500 0x00000000 0x00000100>; + interrupts = <0x00000000 0x00000056 0x00000004>; + clock-frequency = <0x00000000>; + status = "okay"; + }; + serial@21c0600 { + compatible = "ns16550"; + reg = <0x00000000 0x021c0600 0x00000000 0x00000100>; + interrupts = <0x00000000 0x00000056 0x00000004>; + clock-frequency = <0x00000000>; + status = "okay"; + }; + serial@21d0500 { + compatible = "ns16550"; + reg = <0x00000000 0x021d0500 0x00000000 0x00000100>; + interrupts = <0x00000000 0x00000057 0x00000004>; + clock-frequency = <0x00000000>; + status = "disabled"; + }; + serial@21d0600 { + compatible = "ns16550"; + reg = <0x00000000 0x021d0600 0x00000000 0x00000100>; + interrupts = <0x00000000 0x00000057 0x00000004>; + clock-frequency = <0x00000000>; + status = "disabled"; + }; + pio@2300000 { + compatible = "fsl,ls1021a-gpio"; + reg = <0x00000000 0x02300000 0x00000000 0x00010000>; + interrupts = <0x00000000 0x00000062 0x00000004>; + gpio-controller; + #gpio-cells = <0x00000002>; + interrupt-controller; + #interrupt-cells = <0x00000002>; + }; + pio@2310000 { + compatible = "fsl,ls1021a-gpio"; + reg = <0x00000000 0x02310000 0x00000000 0x00010000>; + interrupts = <0x00000000 0x00000063 0x00000004>; + gpio-controller; + #gpio-cells = <0x00000002>; + interrupt-controller; + #interrupt-cells = <0x00000002>; + }; + gpio@2320000 { + compatible = "fsl,ls1021a-gpio"; + reg = <0x00000000 0x02320000 0x00000000 0x00010000>; + interrupts = <0x00000000 0x00000064 0x00000004>; + gpio-controller; + #gpio-cells = <0x00000002>; + interrupt-controller; #interrupt-cells = <0x00000002>; + }; + gpio@2330000 { + compatible = "fsl,ls1021a-gpio"; + reg = <0x00000000 0x02330000 0x00000000 0x00010000>; + interrupts = <0x00000000 0x000000a6 0x00000004>; + gpio-controller; + #gpio-cells = <0x00000002>; + interrupt-controller; + #interrupt-cells = <0x00000002>; + }; + uqe@2400000 { + #address-cells = <0x00000001>; + #size-cells = <0x00000001>; + device_type = "qe"; + compatible = "fsl,qe"; + sl,qe-num-riscs = <0x00000001>; + sl,qe-num-snums = <0x0000001c>; + qeic@80 { + compatible = "fsl,qe-ic"; + reg = <0x00000080 0x00000080>; + #address-cells = <0x00000000>; + interrupt-controller; #interrupt-cells = <0x00000001>; + interrupts = <0x00000000 0x0000006d 0x00000004 0x00000000 0x0000006d 0x00000004>; + linux,phandle = <0x00000007>; + phandle = <0x00000007>; + }; + cc@2000 { + cell-index = <0x00000001>; + reg = <0x00002000 0x00000200>; + interrupts = <0x00000020>; + interrupt-parent = <0x00000007>; + }; + cc@2200 { + cell-index = <0x00000003>; + reg = <0x00002200 0x00000200>; + interrupts = <0x00000022>; + interrupt-parent = <0x00000007>; + }; + muram@10000 { + #address-cells = <0x00000001>; + #size-cells = <0x00000001>; + compatible = "fsl,qe-muram", "fsl,cpm-muram"; + ranges = <0x00000000 0x00010000 0x00006000>; + data-only@0 { + compatible = "fsl,qe-muram-data", "fsl,cpm-muram-data"; + reg = <0x00000000 0x00006000>; + }; + }; + }; + serial@2950000 { + compatible = "fsl,vf610-lpuart"; + reg = <0x00000000 0x02950000 0x00000000 0x00001000>; + interrupts = <0x00000000 0x00000050 0x00000004>; + clocks = <0x00000003>; + clock-names = "ipg"; + fsl,lpuart32; + status = "okay"; + }; + serial@2960000 { + compatible = "fsl,vf610-lpuart"; + reg = <0x00000000 0x02960000 0x00000000 0x00001000>; + interrupts = <0x00000000 0x00000051 0x00000004>; + clocks = <0x00000002 0x00000001>; + clock-names = "ipg"; + fsl,lpuart32; + status = "disabled"; + }; + serial@2970000 { + compatible = "fsl,vf610-lpuart"; + reg = <0x00000000 0x02970000 0x00000000 0x00001000>; + interrupts = <0x00000000 0x00000052 0x00000004>; + clocks = <0x00000002 0x00000001>; + clock-names = "ipg"; + sl,lpuart32; + status = "disabled"; + }; + serial@2980000 { + compatible = "fsl,vf610-lpuart"; + reg = <0x00000000 0x02980000 0x00000000 0x00001000>; + interrupts = <0x00000000 0x00000053 0x00000004>; + clocks = <0x00000002 0x00000001>; + clock-names= "ipg"; + fsl,lpuart32; + status = "disabled"; + }; + serial@2990000 { + compatible = "sl,vf610-lpuart"; + reg = <0x00000000 0x02990000 0x00000000 0x00001000>; + interrupts = <0x00000000 0x00000054 0x00000004>; + clocks = <0x00000002 0x00000001>; + clock-names = "ipg"; + fsl,lpuart32; + status = "disabled"; + }; + serial@29a0000 { + compatible = "fsl,vf610-lpuart"; + reg = <0x00000000 0x029a0000 0x00000000 0x00001000>; + interrupts = <0x00000000 0x00000055 0x00000004>; + clocks = <0x00000002 0x00000001>; + clock-names = "ipg"; + fsl,lpuart32; + status = "disabled"; + }; + ftm0_1@29d0000 { + compatible = "fsl,ftm-timer"; + reg = <0x00000000 0x029d0000 0x00000000 0x00010000 0x00000000 0x029e0000 0x00000000 0x00010000>; + interrupts = <0x00000000 0x00000076 0x00000004>; + clock-names = "ftm-evt", "ftm-src", "ftm-evt-counter-en", "ftm-src-counter-en"; + clocks = <0x00000002 0x00000001 0x00000002 0x00000001 0x00000002 0x00000001 0x00000002 0x00000001>; + big-endian; + status = "okay"; + }; + ftm@29f0000 { + reg = <0x00000000 0x029f0000 0x00000000 0x00010000>; + interrupts = <0x00000000 0x00000078 0x00000004>; + status = "disabled"; + }; + tm@2a00000 { + compatible = "fsl,vf610-ftm-pwm"; + #pwm-cells = <0x00000003>; + reg = <0x00000000 0x02a00000 0x00000000 0x00010000>; + interrupts = <0x00000000 0x00000079 0x00000004>; + clock-names = "ftm_sys", "ftm_ext", "ftm_fix", "ftm_cnt_clk_en"; + clocks = <0x00000002 0x00000001 0x00000002 0x00000001 0x00000002 0x00000001 0x00000002 0x00000001>; + big-endian; + status = "disabled"; + }; + ftm@2a10000 { + reg = <0x00000000 0x02a10000 0x00000000 0x00010000>; + interrupts = <0x00000000 0x00000020 0x00000004>; + status = "disabled"; + }; + ftm@2a20000 { + reg = <0x00000000 0x02a20000 0x00000000 0x00010000>; + interrupts = <0x00000000 0x00000021 0x00000004>; + status = "disabled"; + };ftm@2a30000 { + compatible = "fsl,vf610-ftm-pwm"; + #pwm-cells = <0x00000003>; + reg = <0x00000000 0x02a30000 0x00000000 0x00010000>; + interrupts = <0x00000000 0x0000007b 0x00000004>; + clock-names = "ftm_sys", "ftm_ext", "ftm_fix", "ftm_cnt_clk_en"; + clocks = <0x00000002 0x00000001 0x00000002 0x00000001 0x00000002 0x00000001 0x00000002 0x00000001>; + big-endian; + status = "okay"; + }; + ftm@2a40000 { + compatible = "fsl,vf610-ftm-pwm"; + #pwm-cells = <0x00000003>; + reg = <0x00000000 0x02a40000 0x00000000 0x00010000>; + interrupts = <0x00000000 0x0000007c 0x00000004>; + clock-names = "ftm_sys", "ftm_ext", "ftm_fix", "ftm_cnt_clk_en"; + clocks = <0x00000002 0x00000001 0x00000002 0x00000001 0x00000002 0x00000001 0x00000002 0x00000001>; + big-endian; + status = "okay"; + }; + wdog@2ad0000 { + compatible = "fsl,ls1021a-wdt", "fsl,imx21-wdt"; + reg = <0x00000000 0x02ad0000 0x00000000 0x00010000>; + interrupts = <0x00000000 0x00000073 0x00000004>; + clocks = <0x00000002 0x00000001>; + clock-names = "wdog"; + big-endian; + }; + sai@2b60000 { + compatible= "fsl,vf610-sai"; + reg = <0x00000000 0x02b60000 0x00000000 0x00010000>; + interrupts = <0x00000000 0x00000085 0x00000004>; + clocks = <0x00000002 0x00000001>; + clock-names = "sai"; + dma-names = "tx", "rx"; + dmas= <0x00000005 0x00000001 0x0000002d 0x00000005 0x00000001 0x0000002c>; + big-endian-regs; + status = "okay"; + linux,phandle = <0x0000000e>; + phandle = <0x0000000e>; + }; + edma@2c00000 { + #dma-cells = <0x00000002>; + compatible = "fsl,vf610-edma"; + reg = <0x00000000 0x02c00000 0x00000000 0x00010000 0x00000000 0x02c10000 0x00000000 0x00010000 0x00000000 0x02c20000 0x00000000 0x00010000>; + interrupts = <0x00000000 0x00000087 0x00000004 0x00000000 0x00000087 0x00000004>; + interrupt-names = "edma-tx", "edma-err"; + dma-channels = <0x00000020>; + big-endian; + clock-names = "dmamux0", "dmamux1"; + clocks = <0x00000002 0x00000001 0x00000002 0x00000001>; + linux,phandle = <0x00000005>; + phandle = <0x00000005>; + }; + dcu@2ce0000 { + compatible = "fsl,vf610-dcu"; + reg = <0x00000000 0x002ce000 0x00000000 0x00010000>; + interrupts = <0x00000000 0x000000ac 0x00000004>; + clocks = <0x00000002 0x00000001>; + clock-names = "dcu"; + big-endian; + status = "okay"; + display = <0x00000008>; + display@0 { + bits-per-pixel = <0x00000018>; + linux,phandle = <0x00000008>; + phandle = <0x00000008>; + display-timings { + native-mode = <0x00000009>; + nl4827hc19 { + clock-frequency = <0x00a5dcf0>; + hactive = <0x000001e0>; + vactive = <0x00000110>; + hback-porch = <0x00000002>; + hfront-porch = <0x00000002>; + vback-porch = <0x00000001>; + vfront-porch = <0x00000001>; + hsync-len = <0x00000029>; + vsync-len = <0x00000002>; + hsync-active = <0x00000001>; + vsync-active = <0x00000001>; + linux,phandle = <0x00000009>; + phandle = <0x00000009>; + }; + }; + }; + }; + mdio@2d24000 { + #address-cells= <0x00000001>; + #size-cells = <0x00000000>; + device_type = "mdio"; + compatible = "gianfar"; + reg = <0x00000000 0x02d24000 0x00000000 0x00004000>; + tbi-phy@8 { + reg = <0x00000008>; + device_type = "tbi-phy"; + }; + ethernet-phy@0 { + reg = <0x00000000>; + linux,phandle = <0x0000000c>; + phandle = <0x0000000c>; + }; + ethernet-phy@1 { + reg = <0x00000001>; + linux,phandle = <0x0000000d>; + phandle = <0x0000000d>; + }; + ethernet-phy@2 { + reg = <0x00000002>; + linux,phandle = <0x0000000b>; + phandle = <0x0000000b>; + }; + tbi-phy@1f { + reg =<0x0000001f>; + device_type = "tbi-phy"; + linux,phandle = <0x0000000a>; + phandle = <0x0000000a>; + }; + }; + ethernet@2d10000 { + #address-cells = <0x00000002>; + #size-cells =<0x00000002>; + interrupt-parent = <0x00000001>; + device_type = "network"; + model = "eTSEC"; + compatible = "fsl,etsec2"; + fsl,dma-endian-le; + fsl,num_rx_queues = <0x00000001>; + fsl,num_tx_queues = <0x00000001>; + local-mac-address = [00 00 00 00 00 00]; + ranges; + tbi-handle = <0x0000000a>; + phy-handle = <0x0000000b>; + phy-connection-type = "sgmii"; + status = "ok"; + queue-group@0 { + #address-cells = <0x00000001>; + #size-cells = <0x00000001>; + reg = <0x00000000 0x02d10000 0x00000000 0x00008000>; + fsl,rx-bit-map = <0x000000ff>; + fsl,tx-bit-map = <0x000000ff>; + interrupts = <0x00000000 0x00000090 0x00000004 0x00000000 0x00000091 0x00000004 0x00000000 0x00000092 0x00000004>; + };}; + ethernet@2d50000 { + #address-cells = <0x00000002>; + #size-cells = <0x00000002>; + interrupt-parent = <0x00000001>; + device_type = "network"; + model = "eTSEC"; + compatible = "fsl,etsec2"; + fsl,dma-endian-le; + fsl,num_rx_qeues = <0x00000001>; + fsl,num_tx_queues = <0x00000001>; + local-mac-address = [00 00 00 00 00 00]; + ranges; + tbi-handle = <0x0000000a>; phy-handle = <0x0000000c>; + phy-connection-type = "sgmii"; + status = "ok"; + queue-group@0 { + #address-cells = <0x00000001>; + #size-cells = <0x00000001>; + reg = <0x00000000 0x02d50000 0x00000000 0x00008000>; + fsl,rx-bit-map =<0x000000ff>; + fsl,tx-bit-map = <0x000000ff>; + interrupts = <0x00000000 0x00000096 0x00000004 0x00000000 0x00000098 0x00000004 0x00000000 0x00000099 0x00000004>; + }; + }; + ethernet@2d90000 { + #address-cells = <0x00000002>; + #size-cells = <0x00000002>; + interrupt-parent = <0x00000001>; + device_type = "network"; + model = "eTSEC"; + compatible = "fsl,etsec2"; + fsl,dma-endian-le; + fsl,num_rx_queues = <0x00000001>; + sl,num_tx_queues = <0x00000001>; + local-mac-address = [00 00 00 00 00 00]; + ranges; + phy-handle = <0x0000000d>; + phy-connection-type = "rgmii-id"; + status = "ok"; + queue-group@0 { + #address-cells = <0x00000001>; + #size-cells = <0x00000001>; + reg = <0x00000000 0x02d90000 0x00000000 0x00008000>; + fsl,rx-bit-map = <0x000000ff>; + fsl,tx-bit-map = <0x000000ff>; + interrupts = <0x00000000 0x0000009d 0x00000004 0x00000000 0x0000009e 0x00000004 0x00000000 0x0000009f 0x00000004>; + }; + }; + usb@8600000 { + compatible = "fsl-usb2-dr-v2.5", "fsl-usb2-dr"; + reg = <0x00000000 0x08600000 0x00000000 0x00001000>; + #address-cells = <0x00000001>; + #size-cells = <0x00000000>; + interrupts = <0x00000000 0x000000ab 0x00000004>; + dr_mode = "host"; + phy_type = "ulpi"; + }; + usb@3100000 { + compatible = "fsl,fsl-dwc3"; + #address-cells = <0x00000002>; + #size-cells = <0x00000002>; + ranges; + dwc3 { + compatible = "snps,dwc3"; + reg = <0x00000000 0x03100000 0x00000000 0x00010000>; + interrupts = <0x00000000 0x0000005d 0x00000004>; + dr_mode = "host"; + maximum-speed = "high-speed"; + }; + }; + can@2a70000 { + compatible = "fsl,ls1021a-flexcan"; + reg = <0x00000000 0x02a70000 0x00000000 0x00001000>; + interrupts = <0x00000000 0x0000007e 0x00000004>; + clocks = <0x00000002 0x00000001>; + clock-names = "per"; + status = "okay"; + }; + can@2a80000 { + compatible = "fsl,ls1021a-flexcan"; + reg = <0x00000000 0x02a80000 0x00000000 0x00001000>; + interrupts = <0x00000000 0x0000007f 0x00000004>; + clocks = <0x00000002 0x00000001>; + clock-names = "per"; + status = "okay"; + }; + can@2a90000 { + compatible = "fsl,ls1021a-flexcan"; + reg = <0x00000000 0x02a90000 0x00000000 0x00001000>; + interrupts = <0x00000000 0x00000080 0x00000004>; + clocks = <0x00000002 0x00000001>; + clock-names = "per"; + status = "disabled"; + }; + can@2aa0000 { + compatible = "fsl,ls1021a-flexcan"; + reg = <0x00000000 0x02aa0000 0x00000000 0x00001000>; + interrupts = <0x00000000 0x00000081 0x00000004>; + clocks = <0x00000002 0x00000001>; + clock-names = "per"; + status = "disabled"; + }; + pcie@3400000 { + compatible = "fsl,ls1021a-pcie", "snps,dw-pcie"; + reg = <0x0 0x3400000 0x0 0x10000 0x40 0x0 0x0 0x2000>; + reg-names = "regs", "config"; + interrupts = <0x0 0xb1 0x4 0x0 0xb3 0x4 0x0 0xb5 0x4>; + interrupt-names = "intr", "msi", "pme"; + fsl,pcie-scfg = <0xb 0x0>; + num-atus = <0x6>; + #address-cells = <0x3>; + #size-cells = <0x2>; + device_type = "pci"; + num-lanes = <0x4>; + bus-range = <0x0 0xff>; + ranges = <0x81000000 0x0 0x0 0x40 0x10000 0x0 0x10000 0x82000000 0x0 0x40000000 0x40 0x40000000 0x0 0x40000000>; + #interrupt-cells = <0x1>; + interrupt-map-mask = <0x0 0x0 0x0 0x7>; + interrupt-map = <0x0 0x0 0x0 0x1 0x1 0x0 0x5b 0x4 0x0 0x0 0x0 0x2 0x1 0x0 0xbc 0x4 0x0 0x0 0x0 0x3 0x1 0x0 0xbe 0x4 0x0 0x0 0x0 0x4 0x1 0x0 0xc0 0x4>; + }; + + pcie@3500000 { + compatible = "fsl,ls1021a-pcie", "snps,dw-pcie"; + reg = <0x0 0x3500000 0x0 0x10000 0x48 0x0 0x0 0x2000>; + reg-names = "regs", "config"; + interrupts = <0x0 0xb2 0x4 0x0 0xb4 0x4 0x0 0xb6 0x4>; + interrupt-names = "intr", "msi", "pme"; + fsl,pcie-scfg = <0xb 0x1>; + num-atus = <0x6>; + #address-cells = <0x3>; + #size-cells = <0x2>; + device_type = "pci"; + num-lanes = <0x2>; + bus-range = <0x0 0xff>; + ranges = <0x81000000 0x0 0x0 0x48 0x10000 0x0 0x10000 0x82000000 0x0 0x40000000 0x48 0x40000000 0x0 0x40000000>; + #interrupt-cells = <0x1>; + interrupt-map-mask = <0x0 0x0 0x0 0x7>; + interrupt-map = <0x0 0x0 0x0 0x1 0x1 0x0 0x5c 0x4 0x0 0x0 0x0 0x2 0x1 0x0 0xbd 0x4 0x0 0x0 0x0 0x3 0x1 0x0 0xbf 0x4 0x0 0x0 0x0 0x4 0x1 0x0 0xc1 0x4>; + }; + }; + dcsr@20000000 { + #address-cells = <0x00000001>; + #size-cells = <0x00000001>; + compatible = "fsl,ls1021a-dcsr", "simple-bus"; + ranges = <0x00000000 0x00000000 0x20000000 0x01000000>; + dcsr-epu@0 { + compatible = "fsl,ls1021a-dcsr-epu"; + reg = <0x00000000 0x00010000>; + }; + dcsr-gdi@100000 { + compatible = "fsl,ls1021a-dcsr-gdi"; + reg = <0x00100000 0x00010000>; + }; + dcsr-dddi@120000 { + compatible = "fsl,ls1021a-dcsr-dddi"; + reg = <0x00120000 0x00010000>; + }; + dcsr-dcfg@220000 { + compatible = "fsl,ls1021a-dcsr-dcfg"; + reg = <0x00220000 0x00001000>; + }; + dcsr-clock@221000 { + compatible = "fsl,ls1021a-dcsr-clock"; + reg = <0x00221000 0x00001000>; + }; + dcsr-rcpm@222000 { + compatible = "fsl,ls1021a-dcsr-rcpm"; + reg = <0x00222000 0x00001000 0x00223000 0x00001000>; + }; + dcsr-ccp@225000 { + compatible = "fsl,ls1021a-dcsr-ccp"; + reg = <0x00225000 0x00001000>; + }; + dcsr-fusectrl@226000 { + compatible = "fsl,ls1021a-dcsr-fusectrl"; + reg = <0x00226000 0x00001000>; + }; + dcsr-dap@300000 { + compatible = "fsl,ls1021a-dcsr-dap"; + reg = <0x00300000 0x00010000>; + }; + dcsr-cstf@350000 { + compatible = "fsl,ls1021a-dcsr-cstf"; + reg = <0x00350000 0x00001000 0x003a7000 0x00001000>; + }; + dcsr-a7rom@360000 { + compatible = "fsl,ls1021a-dcsr-a7rom"; + reg = <0x00360000 0x00010000>; + }; + dcsr-a7cpu@370000 { + compatible = "fsl,ls1021a-dcsr-a7cpu"; + reg = <0x00370000 0x00008000>; + }; + dcsr-a7cti@378000 { + compatible = "fsl,ls1021a-dcsr-a7cti"; + reg = <0x00378000 0x00004000>; + }; + dcsr-etm@37c000 { + compatible = "fsl,ls1021a-dcsr-etm"; + reg = <0x0037c000 0x00001000 0x0037d000 0x00003000>; + }; + dcsr-hugorom@3a0000 { + compatible = "fsl,ls1021a-dcsr-hugorom"; + reg = <0x003a0000 0x00001000>; + }; + dcsr-etf@3a1000 { + compatible = "fsl,ls1021a-dcsr-etf"; + reg = <0x003a1000 0x00001000 0x003a2000 0x00001000>; + }; + dcsr-etr@3a3000 { + compatible = "fsl,ls1021a-dcsr-etr"; + reg = <0x003a3000 0x00001000>; + }; + dcsr-cti@3a4000 { + compatible = "fsl,ls1021a-dcsr-cti"; + reg = <0x003a4000 0x00001000 0x003a5000 0x00001000 0x003a6000 0x00001000>; + }; + dcsr-atbrepl@3a8000 { + compatible = "fsl,ls1021a-dcsr-atbrepl"; + reg = <0x003a8000 0x00001000>; + }; + dcsr-tsgen-ctrl@3a9000 { + compatible = "fsl,ls1021a-dcsr-tsgen-ctrl"; + reg = <0x003a9000 0x00001000>; + }; + dcsr-tsgen-read@3aa000 { + compatible = "fsl,ls1021a-dcsr-tsgen-read"; + reg = <0x003aa000 0x00001000>; + }; + }; + regulators { + compatible = "simple-bus"; + #address-cells = <0x00000001>; + #size-cells = <0x00000000>; + regulator@0 { + compatible = "regulator-fixed"; + reg = <0x00000000>; + regulator-name = "3P3V"; + regulator-min-microvolt = <0x00325aa0>; + regulator-max-microvolt = <0x00325aa0>; + regulator-always-on; + linux,phandle = <0x00000006>; + phandle = <0x00000006>; + }; + }; + sound { + compatible = "fsl,vf610-sgtl5000"; + simple-audio-card,name = "FSL-VF610-TWR-BOARD"; + simple-audio-card,routing = "MIC_IN", "Microphone Jack", "Microphone Jack", "Mic Bias", "LINE_IN", "Line In Jack", "Headphone Jack", "HP_OUT", "Speaker Ext", "LINE_OUT"; + simple-audio-card,cpu = <0x0000000e>; + simple-audio-card,codec = <0x0000000f>; + }; +}; diff --git a/recipes-kernel/linux/linux-ls1_3.12.bbappend b/recipes-kernel/linux/linux-ls1_3.12.bbappend new file mode 100644 index 0000000..0d39a59 --- /dev/null +++ b/recipes-kernel/linux/linux-ls1_3.12.bbappend @@ -0,0 +1,10 @@ +FILESEXTRAPATHS_prepend := "${THISDIR}/${PN}:" + +SRC_URI += "file://ls1021twr_revX3.dts \ + " + +KERNEL_DEVICETREE = "ls1021twr_revX3.dtb" + +do_configure_prepend() { + cp -rf ${WORKDIR}/ls1021twr_revX3.dts ${S}/arch/arm/boot/dts/ls1021twr_revX3.dts +} -- cgit v1.2.3-54-g00ecf