summaryrefslogtreecommitdiffstats
path: root/recipes-kernel/linux/linux-cavium/dts/ebb8004-linux.dts
diff options
context:
space:
mode:
Diffstat (limited to 'recipes-kernel/linux/linux-cavium/dts/ebb8004-linux.dts')
-rw-r--r--recipes-kernel/linux/linux-cavium/dts/ebb8004-linux.dts485
1 files changed, 0 insertions, 485 deletions
diff --git a/recipes-kernel/linux/linux-cavium/dts/ebb8004-linux.dts b/recipes-kernel/linux/linux-cavium/dts/ebb8004-linux.dts
deleted file mode 100644
index 94f5e88..0000000
--- a/recipes-kernel/linux/linux-cavium/dts/ebb8004-linux.dts
+++ /dev/null
@@ -1,485 +0,0 @@
1/*
2 * Cavium Thunder DTS file - Thunder board description
3 *
4 * Copyright (C) 2016, Cavium Inc.
5 *
6 * This file is dual-licensed: you can use it either under the terms
7 * of the GPL or the X11 license, at your option. Note that this dual
8 * licensing only applies to this file, and not this project as a
9 * whole.
10 *
11 * a) This library is free software; you can redistribute it and/or
12 * modify it under the terms of the GNU General Public License as
13 * published by the Free Software Foundation; either version 2 of the
14 * License, or (at your option) any later version.
15 *
16 * This library is distributed in the hope that it will be useful,
17 * but WITHOUT ANY WARRANTY; without even the implied warranty of
18 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
19 * GNU General Public License for more details.
20 *
21 * You should have received a copy of the GNU General Public
22 * License along with this library; if not, write to the Free
23 * Software Foundation, Inc., 51 Franklin St, Fifth Floor, Boston,
24 * MA 02110-1301 USA
25 *
26 * Or, alternatively,
27 *
28 * b) Permission is hereby granted, free of charge, to any person
29 * obtaining a copy of this software and associated documentation
30 * files (the "Software"), to deal in the Software without
31 * restriction, including without limitation the rights to use,
32 * copy, modify, merge, publish, distribute, sublicense, and/or
33 * sell copies of the Software, and to permit persons to whom the
34 * Software is furnished to do so, subject to the following
35 * conditions:
36 *
37 * The above copyright notice and this permission notice shall be
38 * included in all copies or substantial portions of the Software.
39 *
40 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
41 * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES
42 * OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
43 * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT
44 * HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
45 * WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
46 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
47 * OTHER DEALINGS IN THE SOFTWARE.
48 */
49
50/dts-v1/;
51
52/include/ "cn81xx-linux.dtsi"
53
54&mrml_bridge {
55 mdio-nexus@1,3 {
56 mdio0@87e005003800 {
57 rgmii00: rgmii00 {
58 reg = <3> ;
59 compatible = "micrel,ksz9031", "ethernet-phy-ieee802.3-c22";
60 };
61 };
62
63 mdio1@87e005003880 {
64 sgmii00: sgmii00 {
65 qlm-mode = "0x000,sgmii";
66 reg = <0> ;
67 compatible = "marvell,88e1240", "ethernet-phy-ieee802.3-c22";
68 /* LED[2,1]: Speed, LED[3]: RX, LED[0]: TX, all open-drain */
69 marvell,reg-init = <3 0x10 0 0x8665>,
70 <3 0x11 0 0x00aa>,
71 <3 0x12 0 0x4105>,
72 <3 0x13 0 0x8a08>;
73 };
74 sgmii01: sgmii01 {
75 qlm-mode = "0x001,sgmii";
76 reg = <2> ;
77 compatible = "marvell,88e1240", "ethernet-phy-ieee802.3-c22";
78 marvell,reg-init = <3 0x10 0 0x8665>,
79 <3 0x11 0 0x00aa>,
80 <3 0x12 0 0x4105>,
81 <3 0x13 0 0x8a08>;
82 };
83 xfi00: xfi00 {
84 qlm-mode = "0x000,xfi","0x000,xfi-10g-kr";
85 reg = <0> ;
86 compatible = "cortina,cs4223-slice";
87 };
88 xfi01: xfi01 {
89 qlm-mode = "0x001,xfi","0x001,xfi-10g-kr";
90 reg = <2> ;
91 compatible = "cortina,cs4223-slice";
92 };
93 qsgmii00: qsgmii00 {
94 qlm-mode = "0x000,qsgmii";
95 reg = <0> ;
96 compatible = "vitesse,vsc8574", "ethernet-phy-ieee802.3-c22";
97 };
98 qsgmii01: qsgmii01 {
99 qlm-mode = "0x001,qsgmii";
100 reg = <1> ;
101 compatible = "vitesse,vsc8574", "ethernet-phy-ieee802.3-c22";
102 };
103 qsgmii02: qsgmii02 {
104 qlm-mode = "0x002,qsgmii";
105 reg = <2> ;
106 compatible = "vitesse,vsc8574", "ethernet-phy-ieee802.3-c22";
107 };
108 qsgmii03: qsgmii03 {
109 qlm-mode = "0x003,qsgmii";
110 reg = <3> ;
111 compatible = "vitesse,vsc8574", "ethernet-phy-ieee802.3-c22";
112 };
113
114 sgmii10: sgmii10 {
115 qlm-mode = "0x010,sgmii";
116 reg = <8> ;
117 compatible = "marvell,88e1240", "ethernet-phy-ieee802.3-c22";
118 marvell,reg-init = <3 0x10 0 0x8665>,
119 <3 0x11 0 0x00aa>,
120 <3 0x12 0 0x4105>,
121 <3 0x13 0 0x8a08>;
122 };
123 sgmii11: sgmii11 {
124 qlm-mode = "0x011,sgmii";
125 reg = <9> ;
126 compatible = "marvell,88e1240", "ethernet-phy-ieee802.3-c22";
127 marvell,reg-init = <3 0x10 0 0x8665>,
128 <3 0x11 0 0x00aa>,
129 <3 0x12 0 0x4105>,
130 <3 0x13 0 0x8a08>;
131 };
132 sgmii12: sgmii12 {
133 qlm-mode = "0x012,sgmii";
134 reg = <10> ;
135 compatible = "marvell,88e1240", "ethernet-phy-ieee802.3-c22";
136 marvell,reg-init = <3 0x10 0 0x8665>,
137 <3 0x11 0 0x00aa>,
138 <3 0x12 0 0x4105>,
139 <3 0x13 0 0x8a08>;
140 };
141 sgmii13: sgmii13 {
142 qlm-mode = "0x013,sgmii";
143 reg = <11> ;
144 compatible = "marvell,88e1240", "ethernet-phy-ieee802.3-c22";
145 marvell,reg-init = <3 0x10 0 0x8665>,
146 <3 0x11 0 0x00aa>,
147 <3 0x12 0 0x4105>,
148 <3 0x13 0 0x8a08>;
149 };
150 xfi10: xfi10 {
151 qlm-mode = "0x010,xfi","0x010,xfi-10g-kr";
152 reg = <8> ;
153 compatible = "cortina,cs4223-slice";
154 };
155 xfi11: xfi11 {
156 qlm-mode = "0x011,xfi","0x011,xfi-10g-kr";
157 reg = <9> ;
158 compatible = "cortina,cs4223-slice";
159 };
160 xfi12: xfi12 {
161 qlm-mode = "0x012,xfi","0x012,xfi-10g-kr";
162 reg = <10> ;
163 compatible = "cortina,cs4223-slice";
164 };
165 xfi13: xfi13 {
166 qlm-mode = "0x013,xfi","0x013,xfi-10g-kr";
167 reg = <11> ;
168 compatible = "cortina,cs4223-slice";
169 };
170 xlaui10: xlaui10 {
171 qlm-mode = "0x010,xlaui","0x010,xlaui-40g-kr";
172 reg = <8> ;
173 compatible = "cortina,cs4223-slice";
174 };
175 xaui10: xaui10 {
176 qlm-mode = "0x010,xaui";
177 reg = <8> ;
178 compatible = "broadcom,bcm8706", "ethernet-phy-ieee802.3-c45";
179 broadcom,c45-reg-init = <1 0xc808 0xff8f 0x70>;
180 };
181 rxaui10: rxaui10 {
182 qlm-mode = "0x010,rxaui";
183 reg = <8> ;
184 compatible = "marvell,88x3120", "ethernet-phy-ieee802.3-c45";
185 };
186 rxaui11: rxaui11 {
187 qlm-mode = "0x011,rxaui";
188 reg = <10> ;
189 compatible = "marvell,88x3120", "ethernet-phy-ieee802.3-c45";
190 };
191 qsgmii10: qsgmii10 {
192 qlm-mode = "0x010,qsgmii";
193 reg = <8> ;
194 compatible = "vitesse,vsc8574", "ethernet-phy-ieee802.3-c22";
195 };
196 qsgmii11: qsgmii11 {
197 qlm-mode = "0x011,qsgmii";
198 reg = <9> ;
199 compatible = "vitesse,vsc8574", "ethernet-phy-ieee802.3-c22";
200 };
201 qsgmii12: qsgmii12 {
202 qlm-mode = "0x012,qsgmii";
203 reg = <10> ;
204 compatible = "vitesse,vsc8574", "ethernet-phy-ieee802.3-c22";
205 };
206 qsgmii13: qsgmii13 {
207 qlm-mode = "0x013,qsgmii";
208 reg = <11> ;
209 compatible = "vitesse,vsc8574", "ethernet-phy-ieee802.3-c22";
210 };
211 };
212 };
213
214 rgx0 {
215 rgmii00 {
216 reg = <3>;
217 local-mac-address = [00 00 00 00 00 00];
218 phy-handle = <&rgmii00>;
219 };
220 };
221
222 bgx0 {
223 /* typename+qlm+typenumber eg :
224 sgmii+bgx0+sgmmi0
225 */
226 // SGMII
227 sgmii00 {
228 reg = <0>;
229 qlm-mode = "0x000,sgmii";
230 local-mac-address = [00 00 00 00 00 00];
231 phy-handle = <&sgmii00>;
232 };
233 sgmii01 {
234 reg = <1>;
235 qlm-mode = "0x001,sgmii";
236 local-mac-address = [00 00 00 00 00 00];
237 phy-handle = <&sgmii01>;
238 };
239 xfi00 {
240 reg = <0>;
241 qlm-mode = "0x000,xfi";
242 local-mac-address = [00 00 00 00 00 00];
243 phy-handle = <&xfi00>;
244 };
245 xfi01 {
246 reg = <1>;
247 qlm-mode = "0x001,xfi";
248 local-mac-address = [00 00 00 00 00 00];
249 phy-handle = <&xfi01>;
250 };
251 // 10g-kr
252 xfi-10g-kr00 {
253 reg = <0>;
254 qlm-mode = "0x000,xfi-10g-kr";
255 local-mac-address = [00 00 00 00 00 00];
256 phy-handle = <&xfi00>;
257 };
258 xfi-10g-kr01 {
259 reg = <1>;
260 qlm-mode = "0x001,xfi-10g-kr";
261 local-mac-address = [00 00 00 00 00 00];
262 phy-handle = <&xfi01>;
263 };
264 qsgmii00 {
265 reg = <0>;
266 qlm-mode = "0x000,qsgmii";
267 local-mac-address = [00 00 00 00 00 00];
268 phy-handle = <&qsgmii00>;
269 };
270 qsgmii01 {
271 reg = <1>;
272 qlm-mode = "0x001,qsgmii";
273 local-mac-address = [00 00 00 00 00 00];
274 phy-handle = <&qsgmii01>;
275 };
276 qsgmii02 {
277 reg = <2>;
278 qlm-mode = "0x002,qsgmii";
279 local-mac-address = [00 00 00 00 00 00];
280 phy-handle = <&qsgmii02>;
281 };
282 qsgmii03 {
283 reg = <3>;
284 qlm-mode = "0x003,qsgmii";
285 local-mac-address = [00 00 00 00 00 00];
286 phy-handle = <&qsgmii03>;
287 };
288 };
289 bgx1 {
290 sgmii10 {
291 reg = <0>;
292 qlm-mode = "0x010,sgmii";
293 local-mac-address = [00 00 00 00 00 00];
294 phy-handle = <&sgmii10>; /*"sgmmi"+bgx+no */
295 };
296 sgmii11 {
297 reg = <1>;
298 qlm-mode = "0x011,sgmii";
299 local-mac-address = [00 00 00 00 00 00];
300 phy-handle = <&sgmii11>;
301 };
302 sgmii12 {
303 reg = <2>;
304 qlm-mode = "0x012,sgmii";
305 local-mac-address = [00 00 00 00 00 00];
306 phy-handle = <&sgmii12>;
307 };
308 sgmii13 {
309 reg = <3>;
310 qlm-mode = "0x013,sgmii";
311 local-mac-address = [00 00 00 00 00 00];
312 phy-handle = <&sgmii13>;
313 };
314 xfi10 {
315 reg = <0>;
316 qlm-mode = "0x010,xfi";
317 local-mac-address = [00 00 00 00 00 00];
318 phy-handle = <&xfi10>;
319 };
320 xfi11 {
321 reg = <1>;
322 qlm-mode = "0x011,xfi";
323 local-mac-address = [00 00 00 00 00 00];
324 phy-handle = <&xfi11>;
325 };
326 xfi12 {
327 reg = <2>;
328 qlm-mode = "0x012,xfi";
329 local-mac-address = [00 00 00 00 00 00];
330 phy-handle = <&xfi12>;
331 };
332 xfi13 {
333 reg = <3>;
334 qlm-mode = "0x013,xfi";
335 local-mac-address = [00 00 00 00 00 00];
336 phy-handle = <&xfi13>;
337 };
338 // 10g_kr
339 xfi-10g-kr10 {
340 reg = <0>;
341 qlm-mode = "0x010,xfi-10g-kr";
342 local-mac-address = [00 00 00 00 00 00];
343 phy-handle = <&xfi10>;
344 };
345 xfi-10g-kr11 {
346 reg = <1>;
347 qlm-mode = "0x011,xfi-10g-kr";
348 local-mac-address = [00 00 00 00 00 00];
349 phy-handle = <&xfi11>;
350 };
351 xfi-10g-kr12 {
352 reg = <2>;
353 qlm-mode = "0x012,xfi-10g-kr";
354 local-mac-address = [00 00 00 00 00 00];
355 phy-handle = <&xfi12>;
356 };
357 xfi-10g-kr13 {
358 reg = <3>;
359 qlm-mode = "0x013,xfi-10g-kr";
360 local-mac-address = [00 00 00 00 00 00];
361 phy-handle = <&xfi13>;
362 };
363 xlaui10 {
364 reg = <0>;
365 qlm-mode = "0x010,xlaui";
366 local-mac-address = [00 00 00 00 00 00];
367 phy-handle = <&xlaui10>;
368 };
369 xlaui-40g-kr-10 {
370 reg = <0>;
371 qlm-mode = "0x010,xlaui-40g-kr";
372 local-mac-address = [00 00 00 00 00 00];
373 phy-handle = <&xlaui10>;
374 };
375 xaui10 {
376 reg = <0>;
377 qlm-mode = "0x010,xaui";
378 local-mac-address = [00 00 00 00 00 00];
379 phy-handle = <&xaui10>;
380 };
381 rxaui10 {
382 reg = <8>;
383 qlm-mode = "0x010,rxaui";
384 local-mac-address = [00 00 00 00 00 00];
385 phy-handle = <&rxaui10>;
386 };
387 rxaui11 {
388 reg = <9>;
389 qlm-mode = "0x011,rxaui";
390 local-mac-address = [00 00 00 00 00 00];
391 phy-handle = <&rxaui11>;
392 };
393 qsgmii10 {
394 reg = <0>;
395 qlm-mode = "0x010,qsgmii";
396 local-mac-address = [00 00 00 00 00 00];
397 phy-handle = <&qsgmii10>;
398 };
399 qsgmii11 {
400 reg = <1>;
401 qlm-mode = "0x011,qsgmii";
402 local-mac-address = [00 00 00 00 00 00];
403 phy-handle = <&qsgmii11>;
404 };
405 qsgmii12 {
406 reg = <2>;
407 qlm-mode = "0x012,qsgmii";
408 local-mac-address = [00 00 00 00 00 00];
409 phy-handle = <&qsgmii12>;
410 };
411 qsgmii13 {
412 reg = <3>;
413 qlm-mode = "0x013,qsgmii";
414 local-mac-address = [00 00 00 00 00 00];
415 phy-handle = <&qsgmii13>;
416 };
417 };
418};
419
420&mmc_1_4 {
421 mmc-slot@0 {
422 compatible = "mmc-slot";
423 reg = <0>;
424 vmmc-supply = <&mmc_supply_3v3>;
425 max-frequency = <26000000>;
426 mmc-ddr-3_3v;
427 /* 1.8v is not supported */
428 no-1-8-v;
429 /* Bus width is only 8 bits maximum */
430 bus-width = <8>;
431 /* Write-protect */
432 wp-gpios = <&gpio_6_0 26 0>;
433 /* Card detect */
434 cd-gpios = <&gpio_6_0 27 1>;
435
436 /* SD UHS SDR25 is supported */
437 sd-uhs-sdr25;
438 /* High-speed mode is supported */
439 cap-sd-highspeed;
440 cap-mmc-highspeed;
441 };
442 mmc-slot@1 {
443 compatible = "mmc-slot";
444 reg = <1>;
445 vmmc-supply = <&mmc_supply_3v3>;
446 max-frequency = <26000000>;
447 mmc-ddr-3_3v;
448 /* 1.8v is not supported */
449 no-1-8-v;
450 /* Bus width is only 8 bits maximum */
451 bus-width = <8>;
452 /* Write-protect */
453 wp-gpios = <&gpio_6_0 24 0>;
454 /* Card detect */
455 cd-gpios = <&gpio_6_0 25 1>;
456 /* SD UHS SDR25 is supported */
457 sd-uhs-sdr25;
458 /* High-speed mode is supported */
459 cap-sd-highspeed;
460 cap-mmc-highspeed;
461 };
462};
463
464&i2c_9_0 {
465 rtc@68 {
466 compatible = "dallas,ds1337";
467 reg = <0x68>;
468 };
469 gpio1: cpld@6c {
470 compatible = "gpio-i2c", "cavium,cpld8104";
471 reg = <0x6c>;
472 gpio_base = <48>;
473 #gpio-cells = <160>; // 8bits for each reg 0..0x13
474 };
475};
476
477&spi_7_0 {
478 flash@0 {
479 compatible = "jedec,spi-nor";
480 reg = <0x0>;
481 spi-max-frequency = <16000000>;
482 #address-cells = <1>;
483 #size-cells = <1>;
484 };
485};
generated by cgit v1.2.3-54-g00ecf (git 2.39.0) at 2024-05-18 14:20:20 +0000